Patents by Inventor Shashi Kiran CHILAPPAGARI
Shashi Kiran CHILAPPAGARI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11410032Abstract: A computer system for performing negative sampling, including a processor chip having a plurality of on-chip memory banks, a plurality of on-chip compute engines and a memory interface, wherein the on-chip memory banks include memory blocks that store corresponding sets of ‘likely to be updated’ word vectors, a memory block that stores a subset of ‘less likely to be updated’ word vectors and a noise sample cache that stores a subset of negative samples. An external memory is coupled to the memory interface, and stores a set of ‘less likely to be updated’ word vectors and a set of negative samples. The on-chip compute engines include a refresh thread, which accesses the set of negative samples in the external memory to provide the subset of negative samples stored in the noise sample cache on the processor chip, such that these negative samples can be readily accessed on the processor chip.Type: GrantFiled: June 21, 2019Date of Patent: August 9, 2022Assignee: DeGirum CorporationInventors: Kit S. Tam, Shashi Kiran Chilappagari
-
Publication number: 20210406030Abstract: A computer system including a plurality of SIMD engines and a corresponding plurality of output register sets. Operand A register file stores one or more Operand A values, each including a plurality of operand words. Operand B register file stores one or more Operand B values, each including a plurality of operand words. Operand A distribution circuit receives an Operand A value from the Operand A register file, and selectively routes one or more of the operand words of the received Operand A value to create a plurality of input Operand A values, which are selectively routed to the SIMD engines. Operand B distribution circuit receives one or more Operand B values from the Operand B register file, and selectively routes one or more of the operand words of the Operand B value(s) to create a plurality of input Operand B values, which are selectively routed to the SIMD engines.Type: ApplicationFiled: September 9, 2021Publication date: December 30, 2021Inventors: Shashi Kiran Chilappagari, Winston Lee
-
Publication number: 20200341772Abstract: A computer system including a plurality of SIMD engines and a corresponding plurality of output register sets. Operand A register file stores one or more Operand A values, each including a plurality of operand words. Operand B register file stores one or more Operand B values, each including a plurality of operand words. Operand A distribution circuit receives an Operand A value from the Operand A register file, and selectively routes one or more of the operand words of the received Operand A value to create a plurality of input Operand A values, which are selectively routed to the SIMD engines. Operand B distribution circuit receives one or more Operand B values from the Operand B register file, and selectively routes one or more of the operand words of the Operand B value(s) to create a plurality of input Operand B values, which are selectively routed to the SIMD engines.Type: ApplicationFiled: April 29, 2019Publication date: October 29, 2020Inventors: Shashi Kiran Chilappagari, Winston Lee
-
Patent number: 10790857Abstract: Systems and methods are provided for decoding a codeword having a first codeword length using a decoding system. The systems and methods include receiving a vector corresponding to the codeword at the decoding system, wherein the decoding system comprises a first decoder and a second decoder, the first decoder is available to concurrently process codewords up to the first codeword length, and the second decoder is available to concurrently process codewords up to a second codeword length. The systems and methods further include determining that the received vector is to be decoded using the second decoder, partitioning the received vector of the first codeword length into a plurality of segments having a size no larger than the second codeword length, and decoding the plurality of segments using the second decoder.Type: GrantFiled: January 5, 2017Date of Patent: September 29, 2020Assignee: Marvell Asia Pte, Ltd.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari, Nedeljko Varnica
-
Patent number: 10587288Abstract: Systems and methods for decoding a product code is provided. The system comprises a media, a first buffer, a second buffer, and a decoder. The media stores a plurality of codewords of a first code of the product code. The first buffer temporarily stores at least one codeword that has failed to be decoded. The second buffer temporarily stores soft information to be used in decoding. The decoder is configured to decode the plurality of codewords, determine if a first count of the at least one failed codeword exceeds a designed maximum number of codewords recoverable using the decoding method. In response to determining that the first count does not exceed the predefined threshold, the decoder iteratively process each failed codeword of the at least one failed codeword with the soft information, and attempt to decode at least one of each failed codeword that has been iteratively processed.Type: GrantFiled: June 3, 2016Date of Patent: March 10, 2020Assignee: Marvell International Ltd.Inventors: Shashi Kiran Chilappagari, Phong Sy Nguyen
-
Publication number: 20190392315Abstract: A computer system for performing negative sampling, including a processor chip having a plurality of on-chip memory banks, a plurality of on-chip compute engines and a memory interface, wherein the on-chip memory banks include memory blocks that store corresponding sets of ‘likely to be updated’ word vectors, a memory block that stores a subset of ‘less likely to be updated’ word vectors and a noise sample cache that stores a subset of negative samples. An external memory is coupled to the memory interface, and stores a set of ‘less likely to be updated’ word vectors and a set of negative samples. The on-chip compute engines include a refresh thread, which accesses the set of negative samples in the external memory to provide the subset of negative samples stored in the noise sample cache on the processor chip, such that these negative samples can be readily accessed on the processor chip.Type: ApplicationFiled: June 21, 2019Publication date: December 26, 2019Inventors: Kit S. Tam, Shashi Kiran Chilappagari
-
Patent number: 10411735Abstract: System and methods described herein includes a method for iterative decoding. The method includes instantiating an iterative decoding procedure to decode a codeword. At each iteration of the iterative decoding procedure, the method further includes retrieving information relating to a plurality of current decoding variables at a current iteration, determining a first current decoding variable to be skipped for the current iteration based on the information, and processing a second decoding variable without processing the first decoding variable to update related decoding variables from the plurality of current decoding variables.Type: GrantFiled: September 1, 2017Date of Patent: September 10, 2019Assignee: Marvell International Ltd.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen, Phong Sy Nguyen
-
Patent number: 10365966Abstract: Systems and methods are disclosed for storing codewords in NAND memory. The method includes receiving a first and second codeword. The method includes storing a partition of the first codeword and a partition of the second codeword in a buffer. The method includes transferring the partition of the first codeword and the partition of the second codeword to a page in NAND memory.Type: GrantFiled: March 25, 2015Date of Patent: July 30, 2019Assignee: Marvell lnternational Ltd.Inventors: Shashi Kiran Chilappagari, Viet-Dzung Nguyen, Gregory Burd
-
Systems and method for bit-flipping decoders with partial-column processing, ordering and scheduling
Patent number: 10200064Abstract: Systems and methods for performing a parity check on encoded data are disclosed. Encoded data is received. A parity check is performed based on a parity check matrix. In response to determining the first parity check is successful, a parity check number is incremented. Additional parity checks are selectively performed on subsequent portions of the array based on comparing the incremented parity check number to a threshold.Type: GrantFiled: March 18, 2015Date of Patent: February 5, 2019Assignee: Marvell International Ltd.Inventors: Nedeljko Varnica, Viet-Dzung Nguyen, Shashi Kiran Chilappagari -
Patent number: 10153786Abstract: A decoding method decodes data iteratively according to a first rule, measures at a selected iteration at least one performance criterion of the decoding of data according to the first rule, performs at the selected iteration a comparison of the at least one performance criterion to a threshold, when the comparison yields a first result relative to the threshold, continues decoding according to the first rule, and when the comparison yields a second result relative to the threshold, continues decoding according to a further rule. Decoding apparatus operates according to the method. The decoding according to the first rule, the measuring at least one performance criterion at the selected iteration, the performing the comparison at the selected iteration, and the continuing decoding according to the first or further rule, may be repeated until the comparison yields a predetermined result. Repeating may be stopped after a predetermined maximum number of iterations.Type: GrantFiled: February 1, 2016Date of Patent: December 11, 2018Assignee: Marvell International Ltd.Inventors: Phong Sy Nguyen, Shashi Kiran Chilappagari
-
Patent number: 10084480Abstract: Systems and methods are provided for decoding a codeword of a low density parity check (LDPC) code. The systems and methods may include receiving a vector corresponding to the codeword encoded with a parity check matrix, and processing a first portion of the received vector with a first portion of the parity check matrix to obtain a decoding estimate of a first portion of the codeword. The systems and methods may further include processing the decoding estimate of the first portion of the codeword with a second portion of the parity check matrix to obtain an intermediate vector, and processing a second portion of the received vector with a third portion of the parity check matrix and the intermediate vector to obtain a decoding estimate of a second portion of the codeword.Type: GrantFiled: December 21, 2016Date of Patent: September 25, 2018Assignee: Marvell International Ltd.Inventors: Dung Viet Nguyen, Nedeljko Varnica, Shashi Kiran Chilappagari
-
Patent number: 10038456Abstract: Systems, devices, and techniques relating to signal decoding are described. A describe device includes decoder circuitry configured to selectively update variable and check nodes to decode received information associated with a codeword, and selectively update a first group of the variable nodes and a first group of the check nodes in a first clock cycle; and look ahead circuitry configured to access, in the first clock cycle, a second group of the check nodes that are associated with a second group of the variable nodes, and generate node selection information, based on the second group of the check nodes, to indicate whether one or more variable nodes of the second group of the variable nodes are to be skipped or processed by the decoder circuitry in a second clock cycle based on their respective one or more likelihoods of being changed.Type: GrantFiled: March 24, 2015Date of Patent: July 31, 2018Assignee: MARVELL INTERNATIONAL LTD.Inventors: Viet-Dzung Nguyen, Shashi Kiran Chilappagari, Nedeljko Varnica
-
Patent number: 9755665Abstract: System and methods described herein includes a method for iterative decoding. The method includes instantiating an iterative decoding procedure to decode a codeword. At each iteration of the iterative decoding procedure, the method further includes retrieving information relating to a plurality of current decoding variables at a current iteration, determining a first current decoding variable to be skipped for the current iteration based on the information, and processing a second decoding variable without processing the first decoding variable to update related decoding variables from the plurality of current decoding variables.Type: GrantFiled: September 16, 2015Date of Patent: September 5, 2017Assignee: Marvell International Ltd.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen, Phong Sy Nguyen
-
Patent number: 9614548Abstract: Systems and methods are provided for iterative data decoding. Decoding circuitry receives a first message from a variable node at a check node. Decoding circuitry generates a second message based at least in part on the first message. Decoding circuitry transmits the second message to the variable node. Decoding circuitry updates a hard decision value of the variable node based at least in part on the first message and the second message.Type: GrantFiled: July 8, 2014Date of Patent: April 4, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari
-
Patent number: 9577675Abstract: A system including a first module, a second module and a third module. The first module is configured to generate a first parity check matrix. The second module is configured to append an appended matrix to the first parity check matrix to generate a resultant parity check matrix. The appended matrix includes additional elements. The third module is configured to receive user data and encode the user data based on the resultant parity check matrix.Type: GrantFiled: October 22, 2014Date of Patent: February 21, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Nedeljko Varnica, Dung Viet Nguyen, Shashi Kiran Chilappagari
-
Patent number: 9564931Abstract: Systems and methods are provided for decoding a codeword having a first codeword length using a decoding system. The systems and methods include receiving a vector corresponding to the codeword at the decoding system, wherein the decoding system comprises a first decoder and a second decoder, the first decoder is available to concurrently process codewords up to the first codeword length, and the second decoder is available to concurrently process codewords up to a second codeword length. The systems and methods further include determining that the received vector is to be decoded using the second decoder, partitioning the received vector of the first codeword length into a plurality of segments having a size no larger than the second codeword length, and decoding the plurality of segments using the second decoder.Type: GrantFiled: January 7, 2015Date of Patent: February 7, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari, Nedeljko Varnica
-
Patent number: 9548764Abstract: A decoder including a compression module configured to select one or more nodes from a plurality of nodes associated with data being decoded by the decoder, where each node includes one or more bits, and to compress the one or more bits associated with the selected nodes. A memory is configured to store the compressed one or more bits associated with the selected nodes.Type: GrantFiled: November 10, 2014Date of Patent: January 17, 2017Assignee: Marvell International LTD.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen
-
Patent number: 9537508Abstract: Systems and methods are provided for decoding a codeword of a low density parity check (LDPC) code. The systems and methods may include receiving a vector corresponding to the codeword encoded with a parity check matrix, and processing a first portion of the received vector with a first portion of the parity check matrix to obtain a decoding estimate of a first portion of the codeword. The systems and methods may further include processing the decoding estimate of the first portion of the codeword with a second portion of the parity check matrix to obtain an intermediate vector, and processing a second portion of the received vector with a third portion of the parity check matrix and the intermediate vector to obtain a decoding estimate of a second portion of the codeword.Type: GrantFiled: January 6, 2015Date of Patent: January 3, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Dung Viet Nguyen, Nedeljko Varnica, Shashi Kiran Chilappagari
-
Patent number: 9467170Abstract: A controller for a nonvolatile memory device includes a transfer control module and a decoder module. The transfer control module is configured to request a read of data from a flash memory module. The data to be read includes data corresponding to a first codeword. The transfer control module is configured to receive hard decisions corresponding to the first codeword from the flash memory module. The transfer control module is configured to receive soft information corresponding to the first codeword from the flash memory module. Both the hard decisions corresponding to the first codeword and the soft information corresponding to the first codeword are received without receiving any intervening hard decisions or soft information corresponding to another codeword. The decoder module is configured to decode the first codeword using the hard decisions and the soft information corresponding to the first codeword.Type: GrantFiled: May 1, 2014Date of Patent: October 11, 2016Assignee: Marvell World Trade Ltd.Inventors: Shashi Kiran Chilappagari, Gregory Burd
-
Patent number: 9437320Abstract: A system including a receiving module to receive data from cells of memory, each cell storing multiple bits, each bit corresponding to a different type of page of the memory, the bits stored in a cell denoting a state of the cell, and the data including bits from a page of the memory or states of cells along a word line of the memory. A processor generates a reliability indication for a first portion of the data corresponding to a first cell based on the first portion of the data and one or more second portions of the data corresponding to one or more of the cells that are adjacent to the first cell. A decoder decodes the first portion of the data based on the first portion of the data and the reliability indication for the first portion of the data.Type: GrantFiled: April 15, 2015Date of Patent: September 6, 2016Assignee: Marvell International LTD.Inventors: Phong Sy Nguyen, Shashi Kiran Chilappagari