Patents by Inventor Sheau Yang Ch'ng
Sheau Yang Ch'ng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8964484Abstract: A memory operate in a normal mode of operation or a testing mode of operation. In the testing mode of operation, the memory can measure various benchmarks of performance, such as read speed. The memory can perform an asynchronous read operation to read a word of electronic data that corresponds to an address or a page read operation in which multiple asynchronous read operations are performed to read multiple words of electronic data, also referred to as a page of electronic data, that correspond to multiple addresses. The memory can measure a time required, referred to as read speed, to read the word of electronic data or the multiple words of electronic data from the memory.Type: GrantFiled: December 28, 2012Date of Patent: February 24, 2015Assignee: Spansion LLCInventors: Mee-Choo Ong, Sheau-Yang Ch'ng, Boon-Weng Teoh, Sie Wei Henry Lau, Jih Hong Beh, Wei-Kent Ong
-
Publication number: 20140185393Abstract: A memory is disclosed that can operate in a normal mode of operation or a testing mode of operation. In the testing mode of operation, the memory can measure various benchmarks of performance, such as read speed. The memory can perform an asynchronous read operation to read a word of electronic data that corresponds to an address or a page read operation in which multiple asynchronous read operations are performed to read multiple words of electronic data, also referred to as a page of electronic data, that correspond to multiple addresses. The memory can measure a time required, referred to as read speed, to read the word of electronic data or the multiple words of electronic data from the memory.Type: ApplicationFiled: December 28, 2012Publication date: July 3, 2014Applicant: Spansion, LLC.Inventors: Mee-Choo ONG, Sheau-Yang Ch'ng, Boon-Weng Teoh, Sie Wei Henry Lau, Jih Hong Beh, Wei-Kent Ong
-
Patent number: 8379443Abstract: A method, system and apparatus for determining whether any un-programmed cell is affected by charge disturb by comparing the voltage threshold of the un-programmed cells against a reference voltage. If the voltage threshold for the un-programmed cell exceeds the reference voltage, the failed or defective un-programmed cell will be then be programmed. This will change the defective un-programmed cell to a new programmed value. To account for the location of the failing memory cell, address syndrome bits are used to identify the location of the defective memory cell.Type: GrantFiled: May 27, 2009Date of Patent: February 19, 2013Assignee: Spansion LLCInventors: Sheau-Yang Ch'ng, Mee-Choo Ong, Kian-Huat Hoo
-
Publication number: 20100302846Abstract: A method, system and apparatus for determining whether any un-programmed cell is affected by charge disturb by comparing the voltage threshold of the un-programmed cells against a reference voltage. If the voltage threshold for the un-programmed cell exceeds the reference voltage, the failed or defective un-programmed cell will be then be programmed. This will change the defective un-programmed cell to a new programmed value. To account for the location of the failing memory cell, address syndrome bits are used to identify the location of the defective memory cell.Type: ApplicationFiled: May 27, 2009Publication date: December 2, 2010Inventors: Sheau-Yang Ch'ng, Mee-Choo Ong, Kian-Huat Hoo
-
Patent number: 7633815Abstract: Systems and methods for producing a boosted voltage which can be used as a boosted word line voltage for read mode operations of memory cells are disclosed. The system contains a VCC comparator, a look up table, and a boosting circuit including a set of boosting capacitors. The look up table has a list of trim codes that indicates desired boosting ratios. The boosting ratio can vary depending on a level of a supply voltage to provide a sufficient word line voltage, thereby preventing and/or mitigating delay in reading operations. The number of the capacitors in the boosting circuit can be predetermined to be turned on or off according to the trim code. Accordingly, the voltage boost circuit provides a sufficient boosted word line voltage to a core cell gate with flexibility despite fluctuation of the supply voltage level.Type: GrantFiled: December 5, 2007Date of Patent: December 15, 2009Assignee: Spansion LLCInventors: Chin-Ghee Ch'ng, Sheau-Yang Ch'ng
-
Patent number: 7558116Abstract: Systems and/or methods that facilitate accessing data in a memory are presented. The memory can be flash memory that includes a plurality of sectors in an array that can be associated with a decoder component that includes a regulator component, which facilitates performing read operations within a desired period of time. Each sector can be associated with a decoder subcomponent and associated regulator subcomponent. Parasitic resistance and capacitance elements can increase the further in distance a sector and associated decoder component are from a booster component, which is utilized to increase the voltage at a boost-strap node within each decoder subcomponent to facilitate performing read operations. To counter the parasitic elements, each regulator subcomponent can include one or more capacitors, where the number of capacitors and total capacitance value can be determined based on the distance the associated decoder subcomponent is from the booster component.Type: GrantFiled: August 13, 2007Date of Patent: July 7, 2009Assignee: Spansion LLCInventors: Sheau-Yang Ch'ng, Chin-Ghee Ch'ng, Kian Huat Hoo
-
Publication number: 20090147585Abstract: Systems and methods for producing a boosted voltage which can be used as a boosted word line voltage for read mode operations of memory cells are disclosed. The system contains a VCC comparator, a look up table, and a boosting circuit including a set of boosting capacitors. The look up table has a list of trim codes that indicates desired boosting ratios. The boosting ratio can vary depending on a level of a supply voltage to provide a sufficient word line voltage, thereby preventing and/or mitigating delay in reading operations. The number of the capacitors in the boosting circuit can be predetermined to be turned on or off according to the trim code. Accordingly, the voltage boost circuit provides a sufficient boosted word line voltage to a core cell gate with flexibility despite fluctuation of the supply voltage level.Type: ApplicationFiled: December 5, 2007Publication date: June 11, 2009Applicant: SPANSION LLCInventors: Chin-Ghee Ch'ng, Sheau-Yang Ch'ng
-
Publication number: 20090046511Abstract: Systems and/or methods that facilitate accessing data in a memory are presented. The memory can be flash memory that includes a plurality of sectors in an array that can be associated with a decoder component that includes a regulator component, which facilitates performing read operations within a desired period of time. Each sector can be associated with a decoder subcomponent and associated regulator subcomponent. Parasitic resistance and capacitance elements can increase the further in distance a sector and associated decoder component are from a booster component, which is utilized to increase the voltage at a boost-strap node within each decoder subcomponent to facilitate performing read operations. To counter the parasitic elements, each regulator subcomponent can include one or more capacitors, where the number of capacitors and total capacitance value can be determined based on the distance the associated decoder subcomponent is from the booster component.Type: ApplicationFiled: August 13, 2007Publication date: February 19, 2009Applicant: SPANSION LLCInventors: Sheau-Yang Ch'ng, Chin-Ghee Ch'ng, Kian Huat Hoo
-
Patent number: 7112781Abstract: An apparatus having a code strip carrier that is illuminated by an illumination system and a plurality of read heads is disclosed. Each code track includes a plurality of dark and light stripes. Each read head is positioned to detect light from a corresponding one of the code tracks as that code track moves relative to the read head, the read head generating a signal indicative of the intensity of light reaching that read head. One of the code tracks includes a first absolute position track that provides an indication of the absolute position value when the code strip carrier is at each of a plurality of predetermined absolute positions relative to the origin position. A different one of the code tracks includes an incremental position track for generating a digital value indicative of a displacement of the code strip carrier relative to the last predetermined absolute position.Type: GrantFiled: April 21, 2004Date of Patent: September 26, 2006Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.Inventors: Sheau Yang Ch'ng, Frank Kwong Yew Kiu, Mee Choo Ong