Patents by Inventor SHENG-HSUN LIN
SHENG-HSUN LIN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961770Abstract: Some embodiments of the present disclosure relate to a processing tool. The tool includes a housing enclosing a processing chamber, and an input/output port configured to pass a wafer through the housing into and out of the processing chamber. A back-side macro-inspection system is arranged within the processing chamber and is configured to image a back side of the wafer. A front-side macro-inspection system is arranged within the processing chamber and is configured to image a front side of the wafer according to a first image resolution. A front-side micro-inspection system is arranged within the processing chamber and is configured to image the front side of the wafer according to a second image resolution which is higher than the first image resolution.Type: GrantFiled: November 4, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Han Lin, Chien-Fa Lee, Hsu-Shui Liu, Jiun-Rong Pai, Sheng-Hsiang Chuang, Surendra Kumar Soni, Shou-Wen Kuo, Wu-An Weng, Gary Tsai, Chien-Ko Liao, Ya Hsun Hsueh, Becky Liao, Ethan Yu, Ming-Chi Tsai, Kuo-Yi Liu
-
Publication number: 20240105631Abstract: Embodiments provide a method of performing a carrier switch for a device wafer, attaching a second wafer and removing a first wafer. A buffer layer is deposited over the device wafer, buffer layer reducing the topography of the surface of the device wafer. After the carrier switch a film-on-wire layer is removed from the buffer layer and then the buffer layer is at least in part removed.Type: ApplicationFiled: January 10, 2023Publication date: March 28, 2024Inventors: Jeng-An Wang, Sheng-Chi Lin, Hao-Cheng Hou, Tsung-Ding Wang, Chien-Hsun Lee
-
Publication number: 20240071999Abstract: A first polymer layer is formed across a package region and a test region. A first metal pattern is formed in the package region and a first test pattern is simultaneously formed in the test region. The first metal pattern has an upper portion located on the first polymer layer and a lower portion penetrating through the first polymer layer, and the first test pattern is located on the first polymer layer and has a first opening exposing the first polymer layer. A second polymer layer is formed on the first metal pattern in the package region and a second test pattern is simultaneously formed on the first test pattern in the test region. The second polymer layer has a second opening exposing the upper portion of the first metal pattern, and the second test pattern has a third opening greater than the first opening of the first test pattern.Type: ApplicationFiled: August 24, 2022Publication date: February 29, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tseng Hsing Lin, Chien-Hsun Lee, Tsung-Ding Wang, Jung-Wei Cheng, Hao-Cheng Hou, Sheng-Chi Lin, Jeng-An Wang, Yao-Cheng Wu
-
Patent number: 11657001Abstract: A management technology for mapping data of a non-volatile memory is shown. A controller establishes a first mapping table and a second mapping table. By looking up the first mapping table, the controller maps a first logical address issued by the host for data reading to a first block substitute. By looking up the second mapping table, the controller maps the first block substitute to a first physical block of the non-volatile memory. The first mapping table further records a first offset for the first logical address. According to the first offset recorded in the first mapping table, the first logical address is mapped to a first data management unit having the first offset in the first physical block represented by the first block substitute.Type: GrantFiled: January 26, 2022Date of Patent: May 23, 2023Assignee: SILICON MOTION, INC.Inventor: Sheng-Hsun Lin
-
Publication number: 20220269618Abstract: A management technology for mapping data of a non-volatile memory is shown. A controller establishes a first mapping table and a second mapping table. By looking up the first mapping table, the controller maps a first logical address issued by the host for data reading to a first block substitute. By looking up the second mapping table, the controller maps the first block substitute to a first physical block of the non-volatile memory. The first mapping table further records a first offset for the first logical address. According to the first offset recorded in the first mapping table, the first logical address is mapped to a first data management unit having the first offset in the first physical block represented by the first block substitute.Type: ApplicationFiled: January 26, 2022Publication date: August 25, 2022Inventor: Sheng-Hsun LIN
-
Patent number: 11210226Abstract: A data storage device is provided. The data storage device includes a flash memory, a dynamic random access memory (DRAM), and a memory controller. The flash memory is configured to store a logical-to-physical mapping (L2P) table that is divided into a plurality of group-mapping (G2P) tables. The memory controller includes a first processing core and a second processing core. The first processing core receives a host access command from a host. When a specific G2P table corresponding to a specific logical address in the host access command is not stored in the DRAM, the first processing core determines whether the second processing core has loaded the specific G2P table from the flash memory to the DRAM according to the values in a first column in a first bit map and in a second column of a second bit map.Type: GrantFiled: April 17, 2020Date of Patent: December 28, 2021Assignee: SILICON MOTION, INC.Inventors: Jui-Lin Yen, Sheng-Hsun Lin, Jian-Wei Sun
-
Patent number: 11086798Abstract: The invention introduces a method for controlling data access to a flash memory, performed by a processing unit, including steps of: obtaining a logical address associated with a data read operation; determining whether a group table corresponding to the logical address is queued in a locked queue, or a hot zone of a swap queue; and prohibiting content of the locked queue and the swap queue from being modified when the group table corresponding to the logical address is queued in the locked queue, or the hot zone of the swap queue.Type: GrantFiled: December 27, 2019Date of Patent: August 10, 2021Assignee: SILICON MOTION, INC.Inventors: Kuan-Te Li, Sheng-Hsun Lin, Kuei-Sung Hsu, Jian-Wei Sun
-
Publication number: 20210011859Abstract: The invention introduces a method for controlling data access to a flash memory, performed by a processing unit, including steps of: obtaining a logical address associated with a data read operation; determining whether a group table corresponding to the logical address is queued in a locked queue, or a hot zone of a swap queue; and prohibiting content of the locked queue and the swap queue from being modified when the group table corresponding to the logical address is queued in the locked queue, or the hot zone of the swap queue.Type: ApplicationFiled: December 27, 2019Publication date: January 14, 2021Applicant: Silicon Motion, Inc.Inventors: Kuan-Te LI, Sheng-Hsun LIN, Kuei-Sung HSU, Jian-Wei SUN
-
Publication number: 20200356491Abstract: A data storage device is provided. The data storage device includes a flash memory, a dynamic random access memory (DRAM), and a memory controller. The flash memory is configured to store a logical-to-physical mapping (L2P) table that is divided into a plurality of group-mapping (G2P) tables. The memory controller includes a first processing core and a second processing core. The first processing core receives a host access command from a host. When a specific G2P table corresponding to a specific logical address in the host access command is not stored in the DRAM, the first processing core determines whether the second processing core has loaded the specific G2P table from the flash memory to the DRAM according to the values in a first column in a first bit map and in a second column of a second bit map.Type: ApplicationFiled: April 17, 2020Publication date: November 12, 2020Inventors: Jui-Lin YEN, Sheng-Hsun LIN, Jian-Wei SUN
-
Publication number: 20200233610Abstract: A data storage device is provided. The data storage device includes a flash memory, a dynamic random access memory (DRAM), and a controller. The flash memory stores a logical-to-physical mapping (L2P) table which is divided into a plurality of group-mapping tables. The DRAM stores a first set of the group-mapping tables. The controller loads a second set of the group mapping tables from the flash memory to the DRAM to replace the first set of the group-mapping tables using a predetermined replacement mechanism, and each group-mapping table of the second set has a corresponding column in an access information table that includes a flag and an access count. In response to the corresponding column of a specific group-mapping table in the second set not being zero, the controller excludes the specific group-mapping table from the predetermined replacement mechanism.Type: ApplicationFiled: September 27, 2019Publication date: July 23, 2020Inventors: Jian-Wei SUN, Sheng-Hsun LIN, Jui-Lin YEN, Chien-Hsin KO
-
Patent number: 10657047Abstract: A data storage device is provided. The data storage device includes: a flash memory and a microcontroller. The flash memory includes a plurality of physical blocks. The microcontroller selects one source block and one destination block from the plurality of physical blocks, and performs a garbage collection operation according to a check map corresponding to the selected source block to copy data stored in one or more valid physical addresses of the source block to the selected destination block.Type: GrantFiled: July 3, 2018Date of Patent: May 19, 2020Assignee: Silicon Motion, Inc.Inventor: Sheng-Hsun Lin
-
Publication number: 20190220396Abstract: A data storage device is provided. The data storage device includes: a flash memory and a microcontroller. The flash memory includes a plurality of physical blocks. The microcontroller selects one source block and one destination block from the plurality of physical blocks, and performs a garbage collection operation according to a check map corresponding to the selected source block to copy data stored in one or more valid physical addresses of the source block to the selected destination block.Type: ApplicationFiled: July 3, 2018Publication date: July 18, 2019Inventor: Sheng-Hsun Lin
-
Patent number: 9184868Abstract: The present invention relates to a transmission interface device capable of calibrating the transmission frequency automatically, which comprises a clock generating unit, a data transmission unit, and a control unit. The clock generating unit is used for generating an operating clock, which determines a transmission frequency. The data transmission unit is used for connecting to a host and transmitting a plurality of data to the host or receiving the plurality of data from the host according to the operating clock. When the host or the data transmission unit detects transmission errors in the plurality of data, the host or the data transmission unit generates an error handling. The control unit generates an adjusting signal according to the error handling and transmits the adjusting signal to the clock generating unit for adjusting the transmission frequency of the operating clock.Type: GrantFiled: September 25, 2013Date of Patent: November 10, 2015Assignee: Q-Silicon Technologies Corp.Inventors: Sheng-Hsun Lin, Cheng-Chung Yeh, Chun-Chi Yeh, Chih-Te Hung, Wei-Chia Su
-
Patent number: 9109066Abstract: A method for preparing a flame retardant modified acrylonitrile-based copolymer, includes: prepolymerizing a first composition to obtain a first prepolymer solution including a first prepolymer; prepolymerizing a second composition to obtain a second prepolymer solution including a second prepolymer; and mixing the first and second prepolymer solutions and subjecting a mixture of the first and second prepolymers to polymerization to obtain a flame retardant modified acrylonitrile-based copolymer solution containing a flame retardant modified acrylonitrile-based copolymer.Type: GrantFiled: January 2, 2014Date of Patent: August 18, 2015Assignee: FORMOSA PLASTICS CORPORATIONInventors: Chi-Song Liaw, Jin-Pon Wu, Kai-Yao Shih, Tsung-Hsi Lee, Hsiu Chen, Ming-I Hsu, Chin-Wang Lung, Chao-Cheng Chen, Chia-Yu Hsieh, Sheng-Hsun Lin
-
Publication number: 20150183910Abstract: A method for preparing a flame retardant modified acrylonitrile-based copolymer, includes: prepolymerizing a first composition to obtain a first prepolymer solution including a first prepolymer; prepolymerizing a second composition to obtain a second prepolymer solution including a second prepolymer; and mixing the first and second prepolymer solutions and subjecting a mixture of the first and second prepolymers to polymerization to obtain a flame retardant modified acrylonitrile-based copolymer solution containing a flame retardant modified acrylonitrile-based copolymer.Type: ApplicationFiled: January 2, 2014Publication date: July 2, 2015Applicant: FORMOSA PLASTICS CORPORATIONInventors: Chi-Song LIAW, Jin-Pon WU, Kai-Yao SHIH, Tsung-Hsi LEE, Hsiu CHEN, Ming-I HSU, Chin-Wang LUNG, Chao-Cheng CHEN, Chia-Yu HSIEH, Sheng-Hsun LIN
-
Publication number: 20140105321Abstract: The present invention relates to a transmission interface device capable of calibrating the transmission frequency automatically, which comprises a clock generating unit, a data transmission unit, and a control unit. The clock generating unit is used for generating an operating clock, which determines a transmission frequency. The data transmission unit is used for connecting to a host and transmitting a plurality of data to the host or receiving the plurality of data from the host according to the operating clock. When the host or the data transmission unit detects transmission errors in the plurality of data, the host or the data transmission unit generates an error handling. The control unit generates an adjusting signal according to the error handling and transmits the adjusting signal to the clock generating unit for adjusting the transmission frequency of the operating clock.Type: ApplicationFiled: September 25, 2013Publication date: April 17, 2014Applicant: SITRONIX TECHNOLOGY CORP.Inventors: SHENG-HSUN LIN, CHENG-CHUNG YEH, CHUN-CHI YEH, CHIH-TE HUNG, WEI-CHIA SU