Patents by Inventor Sherif Abdelhalem
Sherif Abdelhalem has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10033340Abstract: Certain aspects of the present disclosure generally relate to a multi-output amplifier implemented using a capacitive attenuator. For example, the multi-output amplifier generally includes a first capacitive attenuator coupled to an input node of the multi-output amplifier. In certain aspects, the multi-output amplifier also includes a first amplification stage having an input coupled to a tap node of the first capacitive attenuator and an output coupled to a first output node of the multi-output amplifier, and a second amplification stage having an output coupled to a second output node of the multi-output amplifier. For certain aspects, the multi-output amplifier includes a second capacitive attenuator coupled to the input node of the multi-output amplifier, and the second amplification stage may have an input coupled to a tap node of the second capacitive attenuator.Type: GrantFiled: January 6, 2017Date of Patent: July 24, 2018Assignee: QUALCOMM IncorporatedInventors: Bassel Hanafi, Sherif Abdelhalem, Hasnain Lakdawala
-
Publication number: 20180198428Abstract: Certain aspects of the present disclosure generally relate to a multi-output amplifier implemented using a capacitive attenuator. For example, the multi-output amplifier generally includes a first capacitive attenuator coupled to an input node of the multi-output amplifier. In certain aspects, the multi-output amplifier also includes a first amplification stage having an input coupled to a tap node of the first capacitive attenuator and an output coupled to a first output node of the multi-output amplifier, and a second amplification stage having an output coupled to a second output node of the multi-output amplifier. For certain aspects, the multi-output amplifier includes a second capacitive attenuator coupled to the input node of the multi-output amplifier, and the second amplification stage may have an input coupled to a tap node of the second capacitive attenuator.Type: ApplicationFiled: January 6, 2017Publication date: July 12, 2018Inventors: Bassel HANAFI, Sherif ABDELHALEM, Hasnain LAKDAWALA
-
Patent number: 9831838Abstract: A low noise amplifier includes a first input transistor coupled to an input signal and a second input transistor coupled to the input signal. The low noise amplifier also includes a first output transistor, coupled between the first input transistor and a first carrier aggregation load, configured to connect the first input transistor to the first carrier aggregation load. Additionally, the low noise amplifier includes a second output transistor, coupled between the first input transistor and a second carrier aggregation load, configured to connect the first input transistor to the second carrier aggregation load. Further, the low noise amplifier includes a third output transistor, coupled between the second input transistor and the second carrier aggregation load, configured to connect the second input transistor to the second carrier aggregation load. Also included are a method of operating a low noise amplifier and an extended carrier low noise amplifier.Type: GrantFiled: August 28, 2015Date of Patent: November 28, 2017Assignee: Nvidia CorporationInventors: Sherif Abdelhalem, Frank Zhang, Abdellatif Bellaouar, Sherif Embabi
-
Patent number: 9800273Abstract: A device and method for amplifying signals is provided. The device can have an input to receive an input signal having a first desired signal on a first carrier, a second desired signal on a second carrier, and one or more interfering signals. The device can have a first carrier aggregation (CA) chain for use with the first desired signal and a second CA chain for use with the second desired signal. The first and second CA chains can be coupled to the input. The first and second CA chains can have a plurality of transconductance stages. Each of the transconductance stages can be configured as a high impedance stage or a low impedance stage. The transconductance stages can be selectively activated to incrementally adjust the transconductance, and therefore the input impedance, of each of the CA chains.Type: GrantFiled: March 1, 2017Date of Patent: October 24, 2017Assignee: QUALCOMM IncorporatedInventors: Sherif Abdelhalem, Bassel Hanafi, Hasnain Lakdawala
-
Publication number: 20160173042Abstract: A low noise amplifier includes a first input transistor coupled to an input signal and a second input transistor coupled to the input signal. The low noise amplifier also includes a first output transistor, coupled between the first input transistor and a first carrier aggregation load, configured to connect the first input transistor to the first carrier aggregation load. Additionally, the low noise amplifier includes a second output transistor, coupled between the first input transistor and a second carrier aggregation load, configured to connect the first input transistor to the second carrier aggregation load. Further, the low noise amplifier includes a third output transistor, coupled between the second input transistor and the second carrier aggregation load, configured to connect the second input transistor to the second carrier aggregation load. Also included are a method of operating a low noise amplifier and an extended carrier low noise amplifier.Type: ApplicationFiled: August 28, 2015Publication date: June 16, 2016Inventors: Sherif Abdelhalem, Frank Zhang, Abdellatif Bellaouar, Sherif Embabi
-
Publication number: 20160173145Abstract: A variable-gain, low noise amplifier system includes a variable-gain, low noise amplifier, having a matching stage, coupled to an input signal with a plurality of different carrier frequencies, that provides complementary output signals containing the plurality of different carrier frequencies. The variable-gain, low noise amplifier also includes a set of carrier gain control stages, coupled to the complementary output signals, wherein each carrier gain control stage provides an independent gain for one carrier frequency of the plurality of different carrier frequencies. The variable-gain, low noise amplifier system also includes a gain controller, coupled to the variable-gain, low noise amplifier that provides gain control signals to determine the independent gain for each carrier gain control stage. A method of operating a variable-gain, low noise amplifier is also provided.Type: ApplicationFiled: August 28, 2015Publication date: June 16, 2016Inventors: Travis Forbes, Abdellatif Bellaouar, Sherif Abdelhalem, Sher Jiun Fang, Frank Zhang
-
Patent number: 9106185Abstract: Amplifiers with inductive degeneration and configurable gain and input matching are disclosed. In an exemplary design, an apparatus includes a gain transistor, an inductor, and an input matching circuit for an amplifier. The gain transistor has a variable gain determined based on its bias current. The inductor is coupled between the gain transistor and circuit ground. The input matching circuit is selectively coupled to the gain transistor based on the variable gain of the gain transistor. For example, the input matching circuit may be coupled to the gain transistor in a low-gain mode and decoupled from the gain transistor in the high-gain mode. In an exemplary design, the input matching circuit includes a resistor, a capacitor, and a second transistor coupled in series. The resistor is used for input matching of the amplifier. The second transistor couples or decouples the resistor to or from the gain transistor.Type: GrantFiled: March 11, 2013Date of Patent: August 11, 2015Assignee: Qualcomm IncorporatedInventors: Ahmed A Youssef, Sherif Abdelhalem, Ehab A Abdel Ghany, Li-Chung Chang
-
Patent number: 8975968Abstract: Amplifiers with improved isolation are disclosed. In an exemplary design, an apparatus (e.g., a wireless device, an integrated circuit, etc.) includes an amplifier having a gain transistor, first and second cascode transistors, and a shunt transistor. The gain transistor receives an input signal and provides an amplified signal. The first cascode transistor is coupled between the gain transistor and an intermediate node and receives the amplified signal. The second cascode transistor is coupled between the intermediate node and an output node and provides an output signal. The shunt transistor is coupled between the intermediate node and circuit ground. The first and second cascode transistors are enabled to provide the output signal. The shunt transistor is (i) disabled when the cascode transistors are enabled and (ii) enabled to short the intermediate node to circuit ground when the cascode transistors are disabled.Type: GrantFiled: January 25, 2013Date of Patent: March 10, 2015Assignee: QUALCOMM IncorporatedInventors: Sherif Abdelhalem, William James Biederman, III
-
Publication number: 20140253242Abstract: Amplifiers with inductive degeneration and configurable gain and input matching are disclosed. In an exemplary design, an apparatus includes a gain transistor, an inductor, and an input matching circuit for an amplifier. The gain transistor has a variable gain determined based on its bias current. The inductor is coupled between the gain transistor and circuit ground. The input matching circuit is selectively coupled to the gain transistor based on the variable gain of the gain transistor. For example, the input matching circuit may be coupled to the gain transistor in a low-gain mode and decoupled from the gain transistor in the high-gain mode. In an exemplary design, the input matching circuit includes a resistor, a capacitor, and a second transistor coupled in series. The resistor is used for input matching of the amplifier. The second transistor couples or decouples the resistor to or from the gain transistor.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Inventors: Ahmed A. Youssef, Sherif Abdelhalem, Ehab A. Abdel Ghany, Li-Chung Chang
-
Publication number: 20140210554Abstract: Amplifiers with improved isolation are disclosed. In an exemplary design, an apparatus (e.g., a wireless device, an integrated circuit, etc.) includes an amplifier having a gain transistor, first and second cascode transistors, and a shunt transistor. The gain transistor receives an input signal and provides an amplified signal. The first cascode transistor is coupled between the gain transistor and an intermediate node and receives the amplified signal. The second cascode transistor is coupled between the intermediate node and an output node and provides an output signal. The shunt transistor is coupled between the intermediate node and circuit ground. The first and second cascode transistors are enabled to provide the output signal. The shunt transistor is (i) disabled when the cascode transistors are enabled and (ii) enabled to short the intermediate node to circuit ground when the cascode transistors are disabled.Type: ApplicationFiled: January 25, 2013Publication date: July 31, 2014Applicant: QUALCOMM INCORPORATEDInventors: Sherif Abdelhalem, William James Biederman, III