Patents by Inventor Shi-Chung Sun
Shi-Chung Sun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6624073Abstract: A new method of forming a tantalum carbide nitride diffusion barrier layer having optimized nitrogen concentration for improved thermal stability is described. A contact region is provided in a substrate. A via is opened through an insulating layer to the contact region. A tantalum carbide nitride barrier layer is deposited within the via wherein the tantalum carbide nitride layer has an optimized nitrogen content of between about 17% and 24% by atomic percentage. A layer of copper is deposited overlying the tantalum carbide nitride barrier layer to complete copper metallization in the fabrication of an integrated circuit device.Type: GrantFiled: December 3, 2001Date of Patent: September 23, 2003Assignees: ProMos Technologies, Inc., Mosel Vitelic Inc., Intineon Technologies, Inc.Inventors: Shi-Chung Sun, Hao-Yi Tsai
-
Publication number: 20030141560Abstract: A method of forming a diffusion barrier layer in a semiconductor device is disclosed. A high-k gate dielectric layer is formed over a substrate. A silicon nitride barrier layer is subsequently formed over the high-k gate dielectric layer by reacting tetrachlorosilane with ammonia through a chemical vapor deposition process. The silicon nitride barrier layer substantially blocks diffusion of impurities from an ensuing overlying gate layer. A semiconductor device comprising the silicon nitride barrier layer, and a method of fabricating such a semiconductor device are also disclosed.Type: ApplicationFiled: January 25, 2002Publication date: July 31, 2003Inventor: Shi-Chung Sun
-
Publication number: 20020192932Abstract: A method is disclosed for forming multilayered self-aligned gate electrodes having uniform silicide layer. It is shown that by using amorphous silicon of a certain thickness with or without polysilicon as an underlayer material, the salicide structure so formed has improved gate characteristics.Type: ApplicationFiled: January 9, 2002Publication date: December 19, 2002Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chao-Chieh Tsai, Chia-Shiung Tsai, Shi-Chung Sun, Shou-Gwo Wuu
-
Publication number: 20020182862Abstract: A new method of forming a tantalum carbide nitride diffusion barrier layer having optimized nitrogen concentration for improved thermal stability is described. A contact region is provided in a substrate. A via is opened through an insulating layer to the contact region. A tantalum carbide nitride barrier layer is deposited within the via wherein the tantalum carbide nitride layer has an optimized nitrogen content of between about 17% and 24% by atomic percentage. A layer of copper is deposited overlying the tantalum carbide nitride barrier layer to complete copper metallization in the fabrication of an integrated circuit device.Type: ApplicationFiled: December 3, 2001Publication date: December 5, 2002Applicant: ProMOS Technologies, Inc.Inventors: Shi-Chung Sun, Hao-Yi Tsai
-
Patent number: 6359160Abstract: A new method of forming a molybdenum nitride barrier layer by chemical vapor deposition from the precursor bisdiethylamido-bistertbutylimido-molybdenum (BDBTM) as a diffusion barrier for copper metallization is described. Semiconductor device structures are provided in and on a semiconductor substrate. An insulating layer is deposited overlying the sermiconductor device structures. A via opening is etched through the insulating layer to contact one of the semiconductor device structures. A barrier layer of molybdenum nitride is conformally deposited by chemical vapor deposition within the via. A layer of copper is deposited overlying the molybdenum nitride barrier layer wherein the molybdenum nitride barrier layer prevents copper diffusion to complete the copper metallization in the fabrication of an integrated circuit device.Type: GrantFiled: June 9, 2000Date of Patent: March 19, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shi-Chung Sun, Hien-Tien Chiu
-
Patent number: 6294819Abstract: A method of fabricating a CVD Ta2O5/Oxynitride stacked gate insulator with TiN gate electrode for subquarter micron MOSFETs is disclosed. In a first embodiment, the surface of a silicon substrate is reacted in N2O or NC ambient to form an oxynitride layer. Tantalum oxide is next chemical vapor deposited, thus forming a Ta2O5/Oxynitride stacked gate insulator. The stacked gate is then completed by depositing titanium nitride as the gate electrode and then patterning and forming the gate structure. In the second embodiment, a gate oxide is first formed on the silicon substrate. Then the gate oxide layer is nitridated in N2O or NO ambient to form the oxynitridated layer, thus forming a two-step oxynitride layer. The tantalum oxide layer and the titanium nitride gate electrode are formed as in the first embodiment.Type: GrantFiled: October 6, 2000Date of Patent: September 25, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Shi-Chung Sun
-
Patent number: 6171900Abstract: A method of fabricating a CVD Ta2O5/Oxynitride stacked gate insulator with TiN gate electrode for sub-quarter micron MOSFETs is disclosed. In a first embodiment, the surface of a silicon substrate is reacted in N2O or NO ambient to form an oxynitride layer. Tantalum oxide is next chemical vapor deposited, thus forming a Ta2O5/Oxynitride stacked gate insulator. The stacked gate is then completed by depositing titanium nitride as the gate electrode and then patterning and forming the gate structure. In the second embodiment, a gate oxide is first formed on the silicon substrate. Then the gate oxide layer is nitridated in N2O or NO ambient to form the oxynitridated layer, thus forming a two-step oxynitride layer. The tantalum oxide layer and the titanium nitride gate electrode are formed as in the first embodiment.Type: GrantFiled: April 15, 1999Date of Patent: January 9, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Shi-Chung Sun
-
Patent number: 6150209Abstract: A process of fabricating a capacitor structure, using a tantalum oxide capacitor dielectric layer, has been developed. The process features deposition of a thin, high dielectric constant tantalum oxide layer, followed by a high density plasma anneal procedure, used to reduce the leakage current in the as-deposited tantalum oxide layer, that can evolve during normal operating conditions of the capacitor structure. The high density plasma anneal procedure is performed in a nitrous oxide ambient, at a temperature of about 400.degree. C.Type: GrantFiled: April 23, 1999Date of Patent: November 21, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shi-Chung Sun, Jiann-Shing Lee
-
Patent number: 6114242Abstract: A new method of forming a molybdenum nitride barrier layer by chemical vapor deposition from the precursor bisdiethylamido-bistertbutylimido-molybdenum (BDBTM) as a diffusion barrier for copper metallization is described. Semiconductor device structures are provided in and on a semiconductor substrate. An insulating layer is deposited overlying the semiconductor devise structures. A via opening is etched through the insulating layer to contact one of the semiconductor device structures. A barrier layer of molybdenum nitride is conformally deposited by chemical vapor deposition within the via. A layer of copper is deposited overlying the molybdenum nitride barrier layer wherein the molybdenum nitride barrier layer prevents copper diffusion to complete the copper metallization in the fabrication of an integrated circuit device.Type: GrantFiled: December 5, 1997Date of Patent: September 5, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shi-Chung Sun, Hien-Tien Chiu
-
Patent number: 5930584Abstract: A process for fabricating electrodes for the capacitor dielectric of semiconductor memory devices with low leakage current characteristics is disclosed. The process comprises the steps of first depositing a titanium oxide film over a semiconductor silicon substrate. The deposited titanium oxide film is then annealed. A layer of tungsten nitride top electrode is then deposited on the annealed titanium oxide film. A second annealing procedure is then conducted to simulate post electrode high temperature process.Type: GrantFiled: April 30, 1996Date of Patent: July 27, 1999Assignee: United Microelectronics Corp.Inventors: Shi-Chung Sun, Tsai-Fu Chen
-
Patent number: 5880040Abstract: A new technique for the formation of high quality ultrathin gate dielectrics is proposed. Gate oxynitride was first grown in N.sub.2 O and then annealed by in-situ rapid thermal NO-nitridation. This approach has the advantage of providing a tighter nitrogen distribution and a higher nitrogen accumulation at or near the Si--SiO.sub.2 interface than either N.sub.2 O oxynitride or nitridation of SiO.sub.2 in the NO ambient. It is applicable to a wide range of oxide thickness because the initial rapid thermal N.sub.2 O oxidation rate is slow but not as self-limited as NO oxidation. The resulting gate dielectrics have reduced charge trapping, lower stress-induced leakage current and significant resistance to interface state generation under electrical stress.Type: GrantFiled: April 15, 1996Date of Patent: March 9, 1999Assignee: Macronix International Co., Ltd.Inventors: Shi-Chung Sun, Chun-Hon Chen, Lee-Wei Yen, Chun-Jung Lin
-
Patent number: 5841186Abstract: Composite TiO.sub.2 /Ta.sub.2 O.sub.5 films by in-situ sequential CVD deposition are presented for a storage capacitor of a three-dimensional cell in DRAM applications. The capacitor with the Ta.sub.2 O.sub.5 /TiO.sub.2 /Ta.sub.2 O.sub.5 alternating layer structure has comparable leakage current density and higher capacitance per unit area as compared to a capacitor with Ta.sub.2 O.sub.5 and TiO.sub.2 single layer structures.Type: GrantFiled: August 19, 1997Date of Patent: November 24, 1998Assignee: United Microelectronics Corp.Inventors: Shi-Chung Sun, Tsai-Fu Chen
-
Patent number: 5668054Abstract: A process for fabricating a tantalum nitride diffusion barrier for the advanced copper metallization of semiconductor devices is disclosed. The process comprises the steps of first preparing a semiconductor device fabricated over the surface of a silicon substrate having a component with a fabricated contact opening. Before the formation of the copper contact by deposition, the process performs a tantalum nitride low-pressure chemical-vapor-deposition procedure that deposits a layer of tantalum nitride thin film over the surface of the device substrate. After the copper deposition, a photoresist layer is subsequently fabricated for patterning the deposited copper contact and tantalum nitride layers, whereby the deposited thin film of tantalum nitride is patterned to form the thin film as the metallization diffusion barrier for the semiconductor device.Type: GrantFiled: January 11, 1996Date of Patent: September 16, 1997Assignee: United Microelectronics CorporationInventors: Shi-Chung Sun, Hien-Tien Chiu, Ming-Hsing Tsai
-
Patent number: 5652166Abstract: A process for fabricating dual-gate CMOS of semiconductor devices having in-situ nitrogen-doped polysilicon by rapid thermal chemical vapor deposition in a rapid thermal reactor is disclosed. The process comprises the steps of first fabricating components of the dual-gate CMOS on a semiconductor silicon substrate. The dual-gate CMOS components includes P- and N-wells and source/drain regions formed in the silicon substrate. Gate oxide for the dual-gate CMOS is then grown. A thin nitrogen-doped polysilicon film is then deposited over the gates, and followed by the deposition of a undoped polysilicon film, which covers over the surface of the thin nitrogen-doped polysilicon film. Ions are then implanted into the dual-gates CMOS. In the process, the thin nitrogen-doped polysilicon film is deposited by introducing SiH.sub.4 and NH.sub.3 gas mixture into the rapid thermal reactor under a pressure of about 0.4 torr at about 750.degree. C. The thin nitrogen-doped polysilicon film has a thickness of about 60 .ANG..Type: GrantFiled: January 11, 1996Date of Patent: July 29, 1997Assignee: United Microelectronics CorporationInventors: Shi-Chung Sun, Lin-Sung Wang