Patents by Inventor Shian-Ru Lin
Shian-Ru Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9413539Abstract: A Pre-distortion mechanism for transmit path non-linearity in xDSL AFE is disclosed in the present invention. The AFE includes a line driver and a pre-distortion signal generator. The line driver receives an input differential signal and generates an output differential signal. The input differential signal includes a first input signal and a second input signal. The output differential signal includes a first output signal and a second output signal. The line driver receives the first input signal to generate the first output signal and receives the second input signal to generate the second output signal. The pre-distortion signal generator is coupled to input ends and output ends of the line driver.Type: GrantFiled: April 9, 2014Date of Patent: August 9, 2016Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Hung-Chen Chu, Yung Tai Chen, Shian-Ru Lin
-
Patent number: 9122479Abstract: A network processor includes a transceiver circuit, a network data processing unit, and a clock signal control unit. The transceiver circuit transmits and receives a network signal, compares a voltage level of the network signal with a threshold value, outputs a comparison result, and operates under a first clock signal. The network data processing unit is coupled to the transceiver circuit to process the network signal, and operates under a second clock signal different from the first clock signal. The clock signal control unit disables supply of the second clock signal to the network data processing unit when the voltage level is smaller than the threshold value, and enables supply of the second clock signal to the network data processing unit when the voltage level is not smaller than the threshold value. An energy saving method for a network processor is also disclosed.Type: GrantFiled: April 1, 2008Date of Patent: September 1, 2015Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Shieh-Hsing Kuo, Ming-Je Li, Shian-Ru Lin, Ting-Fa Yu
-
Patent number: 8963603Abstract: A clock generation device includes a first delay unit, a frequency divider, an angle delay unit and a first calculating unit. The first delay unit receives an input clock and delays the input clock by a first preset period to generate an input delay clock. The frequency divider divides a frequency of the delay clock to generate a first frequency-divided clock and a second frequency-divided clock. A frequency of each of the first frequency-divided clock and the second frequency-divided clock is a preset multiple of the input delay clock. The angle delay unit delays the first frequency-divided clock by a second preset period to generate a first delay clock. The first calculating unit determines a trigger time of a first edge of a first output clock with reference to voltage levels of the first frequency-divided clock and the first delay clock and determines a falling time of a second edge of the first output clock with reference to voltage levels of the input clock and the first delay clock.Type: GrantFiled: April 4, 2014Date of Patent: February 24, 2015Assignee: Realtek Semiconductor Corp.Inventors: Shih-Hsiun Huang, Shian-Ru Lin
-
Publication number: 20140307867Abstract: A Pre-distortion mechanism for transmit path non-linearity in xDSL AFE is disclosed in the present invention. The AFE includes a line driver and a pre-distortion signal generator. The line driver receives an input differential signal and generates an output differential signal. The input differential signal includes a first input signal and a second input signal. The output differential signal includes a first output signal and a second output signal. The line driver receives the first input signal to generate the first output signal and receives the second input signal to generate the second output signal. The pre-distortion signal generator is coupled to input ends and output ends of the line driver.Type: ApplicationFiled: April 9, 2014Publication date: October 16, 2014Applicant: Realtek Semiconductor Corp.Inventors: HUNG-CHEN CHU, YUNG TAI CHEN, SHIAN-RU LIN
-
Publication number: 20140300397Abstract: A clock generation device includes a first delay unit, a frequency divider, an angle delay unit and a first calculating unit. The first delay unit receives an input clock and delays the input clock by a first preset period to generate an input delay clock. The frequency divider divides a frequency of the delay clock to generate a first frequency-divided clock and a second frequency-divided clock. A frequency of each of the first frequency-divided clock and the second frequency-divided clock is a preset multiple of the input delay clock. The angle delay unit delays the first frequency-divided clock by a second preset period to generate a first delay clock. The first calculating unit determines a trigger time of a first edge of a first output clock with reference to voltage levels of the first frequency-divided clock and the first delay clock and determines a falling time of a second edge of the first output clock with reference to voltage levels of the input clock and the first delay clock.Type: ApplicationFiled: April 4, 2014Publication date: October 9, 2014Applicant: Realtek Semiconductor Corp.Inventors: SHIH-HSIUN HUANG, SHIAN-RU LIN
-
Patent number: 8483622Abstract: A power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a transmission distance between the communication system and another communication system. Another power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a signal index of the communication system.Type: GrantFiled: July 6, 2010Date of Patent: July 9, 2013Assignee: Realtek Semiconductor Corp.Inventors: Chi-Shun Weng, Shian-Ru Lin, Liang-Wei Huang
-
Patent number: 8159306Abstract: An integrated circuit (IC) with a low temperature coefficient and an associated calibration method are provided to lower the effect of the environmental temperature on the IC and at the same time to maintain the small area and low power consumption of the IC. The IC includes a first circuit, a second circuit and a calibration control circuit. The first circuit has a low temperature coefficient and generates a first output. The second circuit has a high temperature coefficient and generates a second output. The calibration control circuit detects the first and second outputs, and compares the first and second outputs according to a predefined relationship therebetween so as to generate an adjusting signal. The adjusting signal is for adjusting the second circuit such that the second circuit can have the characteristic of the low temperature coefficient.Type: GrantFiled: June 15, 2010Date of Patent: April 17, 2012Assignee: Realtek Semiconductor Corp.Inventor: Shian-Ru Lin
-
Publication number: 20110001568Abstract: An integrated circuit (IC) with a low temperature coefficient and an associated calibration method are provided to lower the effect of the environmental temperature on the IC and at the same time to maintain the small area and low power consumption of the IC. The IC includes a first circuit, a second circuit and a calibration control circuit. The first circuit has a low temperature coefficient and generates a first output. The second circuit has a high temperature coefficient and generates a second output. The calibration control circuit detects the first and second outputs, and compares the first and second outputs according to a predefined relationship therebetween so as to generate an adjusting signal. The adjusting signal is for adjusting the second circuit such that the second circuit can have the characteristic of the low temperature coefficient.Type: ApplicationFiled: June 15, 2010Publication date: January 6, 2011Applicant: REALTEK SEMICONDUCTOR CORP.Inventor: Shian-Ru LIN
-
Publication number: 20100272217Abstract: A power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a transmission distance between the communication system and another communication system. Another power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a signal index of the communication system.Type: ApplicationFiled: July 6, 2010Publication date: October 28, 2010Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Chi-Shun Weng, Shian-Ru Lin, Liang-Wei Huang
-
Patent number: 7778609Abstract: A power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a transmission distance between the communication system and another communication system. Another power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a signal index of the communication system.Type: GrantFiled: October 20, 2006Date of Patent: August 17, 2010Assignee: Realtek Semiconductor Corp.Inventors: Chi-Shun Weng, Shian-Ru Lin, Liang-Wei Huang
-
Patent number: 7778209Abstract: The present invention refers to a passive echo cancellation device for use in a full-duplex communication system and its signal transceiving method. The full-duplex communication system comprises a transmitting end for sending a transmit signal to a wiring interface, and a receiving end for accepting a receive signal from the wiring interface. The passive echo cancellation device comprises an offset-signal-generating circuit and a passive echo cancellation circuit composed of a plurality of passive components. The offset-signal-generating circuit generates an offset signal according to the transmit signal. The passive echo cancellation circuit is serially connected between the wiring interface and the receiving end, and is connected with the offset-signal-generating circuit.Type: GrantFiled: December 21, 2007Date of Patent: August 17, 2010Assignee: Realtek Semiconductor Corp.Inventors: Shian Ru Lin, Chung Chan Huang
-
Patent number: 7696814Abstract: A filter circuit is disclosed which comprises a differential amplifier and a switch-capacitor circuit. The invention attains the goals of reducing the power consumption and the circuit size by sharing an amplifier with other related circuits to reduce the number of amplifiers.Type: GrantFiled: September 11, 2007Date of Patent: April 13, 2010Assignee: Realtek Semiconductor Corp.Inventor: Shian-Ru Lin
-
Publication number: 20080250258Abstract: A network processor includes a transceiver circuit, a network data processing unit, and a clock signal control unit. The transceiver circuit transmits and receives a network signal, compares a voltage level of the network signal with a threshold value, outputs a comparison result, and operates under a first clock signal. The network data processing unit is coupled to the transceiver circuit to process the network signal, and operates under a second clock signal different from the first clock signal. The clock signal control unit disables supply of the second clock signal to the network data processing unit when the voltage level is smaller than the threshold value, and enables supply of the second clock signal to the network data processing unit when the voltage level is not smaller than the threshold value. An energy saving method for a network processor is also disclosed.Type: ApplicationFiled: April 1, 2008Publication date: October 9, 2008Applicant: REAKTEK SEMICONDUCTOR CORP.Inventors: Shieh-Hsing Kuo, Ming-Je Li, Shian-Ru Lin, Ting-Fa Yu
-
Patent number: 7404094Abstract: A relay set in a network device. The relay includes a first switch, a switch control unit, and a first AC coupling unit. The first switch is coupled between a first receiving end of the network device and a first transmitting end of the network device. The switch control unit is configured to turn off the first switch when the network device is in a first state. The first AC coupling unit is configured to turn on the first switch according to a first signal received from the first receiving end when the network device is in a second state.Type: GrantFiled: March 7, 2006Date of Patent: July 22, 2008Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Shian-Ru Lin
-
Publication number: 20080151787Abstract: The present invention refers to a passive echo cancellation device for use in a full-duplex communication system and its signal transceiving method. The full-duplex communication system comprises a transmitting end for sending a transmit signal to a wiring interface, and a receiving end for accepting a receive signal from the wiring interface. The passive echo cancellation device comprises an offset-signal-generating circuit and a passive echo cancellation circuit composed of a plurality of passive components. The offset-signal-generating circuit generates an offset signal according to the transmit signal. The passive echo cancellation circuit is serially connected between the wiring interface and the receiving end, and is connected with the offset-signal-generating circuit.Type: ApplicationFiled: December 21, 2007Publication date: June 26, 2008Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: SHIAN RU LIN, CHUNG CHAN HUANG
-
Publication number: 20080061879Abstract: A filter circuit is disclosed which comprises a differential amplifier and a switch-capacitor circuit. The invention attains the goals of reducing the power consumption and the circuit size by sharing an amplifier with other related circuits to reduce the number of amplifiers.Type: ApplicationFiled: September 11, 2007Publication date: March 13, 2008Inventor: Shian-Ru Lin
-
Patent number: 7253673Abstract: The present invention discloses a multi-phase clock generator of a network controller for generating a set of multi-phase clocks, and a method thereof. The multi-phase clock generator includes a first gating element and a second gating element. The first gating element operates according to a first control clock and generates a first output clock of the set of multi-phase clocks according to an input clock. The second gating element operates according to a second control clock and generates a second output clock of the set of multi-phase clocks according to the first output clock. The second control clock is an inverted signal of the first control clock.Type: GrantFiled: February 16, 2006Date of Patent: August 7, 2007Assignee: Realtek Semiconductor Corp.Inventor: Shian-Ru Lin
-
Publication number: 20070111687Abstract: A power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a transmission distance between the communication system and another communication system. Another power consumption control method applied to a communication system adjusts the power consumption of a portion of circuit in the communication system according to a signal index of the communication system.Type: ApplicationFiled: October 20, 2006Publication date: May 17, 2007Inventors: Chi-Shun Weng, Shian-Ru Lin, Liang-Wei Huang
-
Publication number: 20060202739Abstract: A relay set in a network device. The relay includes a first switch, a switch control unit, and a first AC coupling unit. The first switch is coupled between a first receiving end of the network device and a first transmitting end of the network device. The switch control unit is configured to turn off the first switch when the network device is in a first state. The first AC coupling unit is configured to turn on the first switch according to a first signal received from the first receiving end when the network device is in a second state.Type: ApplicationFiled: March 7, 2006Publication date: September 14, 2006Inventors: Chao-Cheng Lee, Shian-Ru Lin
-
Publication number: 20060186940Abstract: The present invention discloses a multi-phase clock generator of a network controller for generating a set of multi-phase clocks, and a method thereof. The multi-phase clock generator includes a first gating element and a second gating element. The first gating element operates according to a first control clock and generates a first output clock of the set of multi-phase clocks according to an input clock. The second gating element operates according to a second control clock and generates a second output clock of the set of multi-phase clocks according to the first output clock. The second control clock is an inverted signal of the first control clock.Type: ApplicationFiled: February 16, 2006Publication date: August 24, 2006Inventor: Shian-Ru Lin