Patents by Inventor Shigekazu Sumita
Shigekazu Sumita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7342822Abstract: The number of write circuit components, variations in a write current flowing through each write line, and the power consumption for write operation can be reduced. A first constant current circuit and a second constant current circuit (a transistor (Q8) and a resistor (R4), and a transistor (Q7) and a resistor (R3)) are shared among a plurality of current direction control portions (54n?1, 54n, 54n+1, . . . ). The constant current circuits are connected to each current direction control portion (54) through a first circuit selector switch (SW1 . . . , SW1n, SW1n+1, . . . ) and a second circuit selector switch (SW2 . . . , SW2n, SW2n+1, . . . ) disposed for each current direction control portion (54). Moreover, a decode signal voltage is applied to the constant current circuits from a word decode line (16X) (bit decode line (16Y)) through the circuit selector switches (SW1) and (SW2).Type: GrantFiled: January 15, 2004Date of Patent: March 11, 2008Assignee: TDK CorporationInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Patent number: 7277320Abstract: A magnetic memory device and a sense amplifier circuit capable of obtaining a read signal output with a high S/N ratio and reducing power consumption and a circuit space, and a method of reading from a magnetic memory device are provided. In a sense amplifier, transistors (41A), (41B) which are differential amplifiers are commonly connected to one constant current circuit (50) through switches (46) ( . . . , 46n, 46n+1, . . . ). Corresponding bit decode lines (20) ( . . . , 20n, 20n+1, . . . ) and a read selection signal line (90) are connected to the switches (46) ( . . . , 46n, 46n+1, . . . ). A read/write signal is transferred from the read selection signal line (90), and the switches (46) operate according to a bit decode value and the read/write signal.Type: GrantFiled: March 23, 2004Date of Patent: October 2, 2007Assignee: TDK CorporationInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Patent number: 7230843Abstract: The present invention provides a magnetic memory device based on a novel driving method realizing reliable writing and a method of writing the magnetic memory device. Four parallel portions are formed in a pair of loop-shaped write lines (6Xn) and (6Yn). Magnetoresistive devices (12A) and (12B) disposed in the parallel portion in an upper stage construct a memory cell (12Ev), and magnetoresistive devices (12A) and (12B) disposed in the parallel portion in a lower stage construct a memory cell (12Od). When current in the direction from the drive point A to the drive point B is passed from the current drives (123n) and (133n), the directions of the currents in the write lines (6Xn) and (6Yn) are aligned in the parallel portion of the memory cell (12Ev) but are opposite to each other in the parallel portion in the memory cell (12Od).Type: GrantFiled: March 26, 2004Date of Patent: June 12, 2007Assignee: TDK CorporationInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Patent number: 7209380Abstract: The present invention provides a magnetic memory device capable of performing reading operation with lower power consumption and at high read precision and a method of reading the magnetic memory device. Sense bit lines (21A, 21B) are provided in a bit line direction for each pair of magnetoresistive devices (12A, 12B) constructing a storage cell (12) and a read current is supplied. The read currents passed through the pair of magnetoresistive devices (12A, 12B) flow to the ground via a sense word line (31). Further, by providing a constant current circuit (108B) commonly for plural sense word lines (31), the sum of a pair of read currents passing through the pair of magnetoresistive devices (12A, 12B) in one storage cell constant, and information is read from the storage cell (12) on the basis of the difference between the pair of read currents. By sharing the constant current circuit (108B), variations in the sum of the pair of read currents can be reduced, and power consumption can be also reduced.Type: GrantFiled: March 12, 2004Date of Patent: April 24, 2007Assignee: TDK CorporationInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Publication number: 20060256461Abstract: The number of write circuit components, variations in a write current flowing through each write line, and the power consumption for write operation can be reduced. A first constant current circuit and a second constant current circuit (a transistor (Q8) and a resistor (R4), and a transistor (Q7) and a resistor (R3)) are shared among a plurality of current direction control portions (54n?1, 54n, 54n+1, . . . ). The constant current circuits are connected to each current direction control portion (54) through a first circuit selector switch (SW1 . . . , SW1n, SW1n+1, . . . ) and a second circuit selector switch (SW2 . . . , SW2n, SW2n+1, . . . ) disposed for each current direction control portion (54). Moreover, a decode signal voltage is applied to the constant current circuits from a word decode line (16X) (bit decode line (16Y)) through the circuit selector switches (SW1) and (SW2).Type: ApplicationFiled: January 15, 2004Publication date: November 16, 2006Inventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Publication number: 20060120145Abstract: The present invention provides a magnetic memory device capable of performing reading operation with lower power consumption and at high read precision and a method of reading the magnetic memory device. Sense bit lines (21A, 21B) are provided in a bit line direction for each pair of magnetoresistive devices (12A, 12B) constructing a storage cell (12) and a read current is supplied. The read currents passed through the pair of magnetoresistive devices (12A, 12B) flow to the ground via a sense word line (31). Further, by providing a constant current circuit (108B) commonly for plural sense word lines (31), the sum of a pair of read currents passing through the pair of magnetoresistive devices (12A, 12B) in one storage cell constant, and information is read from the storage cell (12) on the basis of the difference between the pair of read currents. By sharing the constant current circuit (108B), variations in the sum of the pair of read currents can be reduced, and power consumption can be also reduced.Type: ApplicationFiled: March 12, 2004Publication date: June 8, 2006Applicant: TDK CORPORATIONInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Publication number: 20060098478Abstract: The present invention provides a magnetic memory device based on a novel driving method realizing reliable writing and a method of writing the magnetic memory device. Four parallel portions are formed in a pair of loop-shaped write lines (6Xn) and (6Yn). Magnetoresistive devices (12A) and (12B) disposed in the parallel portion in an upper stage construct a memory cell (12Ev), and magnetoresistive devices (12A) and (12B) disposed in the parallel portion in a lower stage construct a memory cell (120d). When current in the direction from the drive point A to the drive point B is passed from the current drives (123n) and (133n), the directions of the currents in the write lines (6Xn) and (6Yn) are aligned in the parallel portion of the memory cell (12Ev) but are opposite to each other in the parallel portion in the memory cell (120d).Type: ApplicationFiled: March 26, 2004Publication date: May 11, 2006Applicant: TDK CorporationInventors: Joichiro Ezaki, Yuji Kakinuma, Keiji Koga, Shigekazu Sumita
-
Patent number: 5097391Abstract: In a ceramic multilayer chip capacitor comprising alternately stacked internal electrodes of Ni or Ni alloy and dielectric layers, an oxide layer having a different composition from the dielectric layer is formed on the periphery of each internal electrode. The dielectric layer consists essentially of grains and a grain boundary phase, the percent area of the grain boundary phase being up to 2% of the area of a cross section of the dielectric layer. The capacitor is prepared by alternately stacking Ni or Ni alloy and a dielectric material in layer form, firing and then heat treating the stack under predetermined oxygen partial pressures. The dielectric material is a barium titanate base oxide material. The capacitor has a long effective life.Type: GrantFiled: October 18, 1990Date of Patent: March 17, 1992Assignee: TDK CorporationInventors: Takeshi Nomura, Masaaki Ikeda, Shigekazu Sumita, Yukie Nakano, Kousuke Nishiyama, Michio Abe
-
Patent number: 5032838Abstract: When a variable length code requires two cycles in decoding, portions of code bit strings serving as objects to be decoded in first and second cycles of the variable length code are caused to overlap each other. In the first cycle, a non-overlapping portion is determined as a decoded portion. A length of a code bit string actually decoded in the first cycle is determined as a length of the code bit string serving as the object to be decoded in the first cycle excluding the length of the overlapping portion so as to determine a start position of the code bit string serving as the object to be decoded in the second cycle.Type: GrantFiled: October 26, 1989Date of Patent: July 16, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Masayoshi Murayama, Fumitaka Sato, Kensuke Adachi, Shigekazu Sumita
-
Patent number: 4760459Abstract: According to a binary data expansion processing apparatus of this invention, unicolor image data is generated in a generation section in accordance with data associated with a run length and a color instruction for designating the color of image data to be generated. Unicolor image data exceeding the generated set is combined following the already-generated image data portion in accordance with a point a0, thus generating image data for a byte block of interest. At the same time, a color change point on a reference line corresponding to the byte block of interest is detected by a b1 detector. It is checked from the detected color change point if the combined image data exceeds a byte length. If the combined image data exceeds the byte length, the combined image data for one byte of the combined image data is output to an external device.Type: GrantFiled: February 24, 1987Date of Patent: July 26, 1988Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Sato, Shigekazu Sumita, Masayoshi Murayama, Hiromichi Tome