Patents by Inventor Shigeyoshi Ohara
Shigeyoshi Ohara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140223097Abstract: A storage system has a plurality of control modules for controlling a plurality of storage devices, which make mounting easier with maintaining low latency response even if the number of control modules increases. A plurality of storage devices are connected to the second interface of each control module using back end routers, so that redundancy for all the control modules to access all the storage devices is maintained. Also the control modules and the first switch units are connected by a serial bus, which has a small number of signals, constituting the interface by using the back panel. By this, mounting on the printed circuit board becomes possible.Type: ApplicationFiled: April 9, 2014Publication date: August 7, 2014Applicant: FUJITSU LIMITEDInventors: Shigeyoshi OHARA, Kazunori MASUYAMA
-
Patent number: 7715450Abstract: A sideband bus setting system in which multiple target devices (ICs) are communicably connected to a master device through a bus so as to set data to ICs mounted on an electronic device. The target device is provided with a target domain ID identifying a target domain-which is a subgroup of multiple target devices, and the master device is provided with the same target domain ID as that provided for the target device. The master device receives the target domain ID from the target device, and performs data-setting process to the target device when the target domain ID received from the target device coincides with the target domain ID provided for the master device. According to the above feature, the failure of the bus (for example, the failure of a sideband multiplexer) can be detected in advance, thereby preventing overlooking the improper data-setting operation.Type: GrantFiled: September 28, 2006Date of Patent: May 11, 2010Assignee: Fujitsu LimitedInventor: Shigeyoshi Ohara
-
Patent number: 7577894Abstract: When a plurality of data blocks are divided into a plurality of frames and the divided frames are transmitted, every time a frame is received, a interim calculation result of a check code is updated using a transitional calculation result of the check code of the data block corresponding to the frame received and the data included in the frame. When a final calculation result of the check code of a data block is obtained, the calculation result is compared with the check code included in the data block.Type: GrantFiled: August 31, 2004Date of Patent: August 18, 2009Assignee: Fujitsu LimitedInventors: Yoshihiko Takeda, Shigeyoshi Ohara
-
Patent number: 7565474Abstract: A computer system enable system operation by hiding the peculiarity of an upstream port of a switch in a computer system in which a plurality of CPU units are interconnected by a PCI Express switch. When a CPU unit, which is connected to the upstream port of a serial connect switch interconnecting the plurality of CPU units, is unable to operate, and the links between the CPU units and the switch cannot be established, a management controller in the switch unit is selected as a device of the upstream port.Type: GrantFiled: June 29, 2005Date of Patent: July 21, 2009Assignee: Fujitsu LimitedInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Patent number: 7461194Abstract: Before the link of each port of a switch provide with a plurality of ports for interconnecting a plurality of process nodes by a serial bus is established, it is checked whether each process node is mounted. Then, of the plurality of ports, a port to which one of mounted process nodes is connected is assigned as an upstream port and the other ports are assigned as downstream ports.Type: GrantFiled: May 20, 2005Date of Patent: December 2, 2008Assignee: Fujitsu LimitedInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Patent number: 7418533Abstract: A storage system has a plurality of control modules for controlling a storage device for accesses from a mainframe host and an open system host respectively supporting different protocols. An open channel adaptor and a mainframe channel adaptor are separately provided. The mainframe channel adaptor is connected to a plurality of control managers via front routers and performs parallel write access from the mainframe host for mirroring. In the write processing for the mainframe host, the connection is maintained until the completion of processing. In particular, even in case of a write miss, disk read processing can be performed in parallel, thus contributing to the high-speed processing in case of the write miss. Further, for an access from the open system host, a high throughput can be obtained.Type: GrantFiled: March 20, 2006Date of Patent: August 26, 2008Assignee: Fujitsu LimitedInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Publication number: 20070162561Abstract: A storage system has a plurality of control modules for controlling a storage device for accesses from a mainframe host and an open system host respectively supporting different protocols. An open channel adaptor and a mainframe channel adaptor are separately provided. The mainframe channel adaptor is connected to a plurality of control managers via front routers and performs parallel write access from the mainframe host for mirroring. In the write processing for the mainframe host, the connection is maintained until the completion of processing. In particular, even in case of a write miss, disk read processing can be performed in parallel, thus contributing to the high-speed processing in case of the write miss. Further, for an access from the open system host, a high throughput can be obtained.Type: ApplicationFiled: March 20, 2006Publication date: July 12, 2007Applicant: FUJITSU LIMITEDInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Publication number: 20070112984Abstract: A sideband bus setting system in which multiple target devices (ICs) are communicably connected to a master device through a bus so as to set data to ICs mounted on an electronic device. The target device is provided with a target domain ID identifying a target domain-which is a subgroup of multiple target devices, and the master device is provided with the same target domain ID as that provided for the target device. The master device receives the target domain ID from the target device, and performs data-setting process to the target device when the target domain ID received from the target device coincides with the target domain ID provided for the master device. According to the above feature, the failure of the bus (for example, the failure of a sideband multiplexer) can be detected in advance, thereby preventing overlooking the improper data-setting operation.Type: ApplicationFiled: September 28, 2006Publication date: May 17, 2007Applicant: Fujitsu LimitedInventor: Shigeyoshi Ohara
-
Publication number: 20070113107Abstract: A control device includes a control unit having operating modes having different heating values, and a fan unit including at least one fan for cooling the control unit in which the number of rotations varies depending on a voltage. The control unit includes a voltage supplying section for supplying different voltages corresponding to the operating modes. The fan unit includes a rotation control unit for rotating the fan with the highest voltage among the supplied different voltages.Type: ApplicationFiled: March 13, 2006Publication date: May 17, 2007Applicant: FUJITSU LIMITEDInventor: Shigeyoshi Ohara
-
Publication number: 20060200614Abstract: A computer system enable system operation by hiding the peculiarity of an upstream port of a switch in a computer system in which a plurality of CPU units are interconnected by a PCI Express switch. When a CPU unit, which is connected to the upstream port of a serial connect switch interconnecting the plurality of CPU units, is unable to operate, and the links between the CPU units and the switch cannot be established, a management controller in the switch unit is selected as a device of the upstream port.Type: ApplicationFiled: June 29, 2005Publication date: September 7, 2006Applicant: FUJITSU LIMITEDInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Publication number: 20060174048Abstract: Before the link of each port of a switch provide with a plurality of ports for interconnecting a plurality of process nodes by a serial bus is established, it is checked whether each process node is mounted. Then, of the plurality of ports, a port to which one of mounted process nodes is connected is assigned as an upstream port and the other ports are assigned as downstream ports.Type: ApplicationFiled: May 20, 2005Publication date: August 3, 2006Applicant: FUJITSU LIMITEDInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Publication number: 20060117159Abstract: A storage system has a plurality of control modules for controlling a plurality of storage devices, which make mounting easier with maintaining low latency response even if the number of control modules increases. A plurality of storage devices are connected to the second interface of each control module using back end routers, so that redundancy for all the control modules to access all the storage devices is maintained. Also the control modules and the first switch units are connected by a serial bus, which has a small number of signals, constituting the interface by using the back panel. By this, mounting on the printed circuit board becomes possible.Type: ApplicationFiled: May 27, 2005Publication date: June 1, 2006Applicant: FUJITSU LIMITEDInventors: Shigeyoshi Ohara, Kazunori Masuyama
-
Publication number: 20050204238Abstract: When a plurality of data blocks are divided into a plurality of frames and the divided frames are transmitted, every time a frame is received, a interim calculation result of a check code is updated using a transitional calculation result of the check code of the data block corresponding to the frame received and the data included in the frame. When a final calculation result of the check code of a data block is obtained, the calculation result is compared with the check code included in the data block.Type: ApplicationFiled: August 31, 2004Publication date: September 15, 2005Applicant: FUJITSU LIMITEDInventors: Yoshihiko Takeda, Shigeyoshi Ohara