Patents by Inventor Shigezumi Matsui
Shigezumi Matsui has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8711607Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: GrantFiled: May 18, 2011Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 8694949Abstract: A microcomputer provided on a rectangular semiconductor board has memory interface circuits. The memory interface circuits are separately disposed in such positions as to extend along the peripheries of the semiconductor board on both sides from one corner as a reference position. In this case, limitations to size reduction imposed on the semiconductor board can be reduced compared with a semiconductor board having memory interface circuits only on one side. Respective partial circuits on each of the separated memory interface circuits have equal data units associated with data and data strobe signals. Thus, the microcomputer has simplified line design on a mother board and on a module board.Type: GrantFiled: January 23, 2013Date of Patent: April 8, 2014Assignee: Renesas Electronics CorporationInventors: Takafumi Betsui, Naoto Taoka, Motoo Suwa, Shigezumi Matsui, Norihiko Sugita, Yoshiharu Fukushima
-
Patent number: 8581302Abstract: Signals outputted from an I/O buffer with a parallel drive configuration are stabilized for reliability enhancement. Each I/O cell has a complementary I/O cell that outputs one output signal as a complementary signal made up of a non-inverted signal and an inverted signal. Two I/O cells are coupled in parallel. Output portions of first inverters are coupled together through a first wiring; and output portions of second inverters are coupled together through a second wiring. The first wiring is formed on the lower side of the I/O cells so that it is astride the two I/O cells, and the second wiring is formed above the first wiring so that it is astride the two I/O cells. The wirings are laid out so that the wiring length of the first wiring and the wiring length of the second wiring are substantially equal to each other.Type: GrantFiled: November 12, 2011Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Mitsuya Kinoshita, Motoo Suwa, Akinobu Watanabe, Shigezumi Matsui
-
Patent number: 8386992Abstract: A microcomputer provided on a rectangular semiconductor board has memory interface circuits. The memory interface circuits are separately disposed in such positions as to extend along the peripheries of the semiconductor board on both sides from one corner as a reference position. In this case, limitations to size reduction imposed on the semiconductor board can be reduced compared with a semiconductor board having memory interface circuits only on one side. Respective partial circuits on each of the separated memory interface circuits have equal data units associated with data and data strobe signals. Thus, the microcomputer has simplified line design on a mother board and on a module board.Type: GrantFiled: December 2, 2011Date of Patent: February 26, 2013Assignee: Renesas Electronics CorporationInventors: Takafumi Betsui, Naoto Taoka, Motoo Suwa, Shigezumi Matsui, Norihiko Sugita, Yoshiharu Fukushima
-
Publication number: 20120126403Abstract: Signals outputted from an I/O buffer with a parallel drive configuration are stabilized for reliability enhancement. Each I/O cell has a complementary I/O cell that outputs one output signal as a complementary signal made up of a non-inverted signal and an inverted signal. Two I/O cells are coupled in parallel. Output portions of first inverters are coupled together through a first wiring; and output portions of second inverters are coupled together through a second wiring. The first wiring is formed on the lower side of the I/O cells so that it is astride the two I/O cells, and the second wiring is formed above the first wiring so that it is astride the two I/O cells. The wirings are laid out so that the wiring length of the first wiring and the wiring length of the second wiring are substantially equal to each other.Type: ApplicationFiled: November 12, 2011Publication date: May 24, 2012Inventors: Mitsuya KINOSHITA, Motoo Suwa, Akinobu Watanabe, Shigezumi Matsui
-
Publication number: 20120079238Abstract: A microcomputer provided on a rectangular semiconductor board has memory interface circuits. The memory interface circuits are separately disposed in such positions as to extend along the peripheries of the semiconductor board on both sides from one corner as a reference position. In this case, limitations to size reduction imposed on the semiconductor board can be reduced compared with a semiconductor board having memory interface circuits only on one side. Respective partial circuits on each of the separated memory interface circuits have equal data units associated with data and data strobe signals. Thus, the microcomputer has simplified line design on a mother board and on a module board.Type: ApplicationFiled: December 2, 2011Publication date: March 29, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takafumi BETSUI, Naoto TAOKA, Motoo SUWA, Shigezumi MATSUI, Norihiko SUGITA, Yoshiharu FUKUSHIMA
-
Patent number: 8091061Abstract: A microcomputer provided on a rectangular semiconductor board has memory interface circuits. The memory interface circuits are separately disposed in such positions as to extend along the peripheries of the semiconductor board on both sides from one corner as a reference position. In this case, limitations to size reduction imposed on the semiconductor board can be reduced compared with a semiconductor board having memory interface circuits only on one side. Respective partial circuits on each of the separated memory interface circuits have equal data units associated with data and data strobe signals. Thus, the microcomputer has simplified line design on a mother board and on a module board.Type: GrantFiled: December 28, 2006Date of Patent: January 3, 2012Assignee: Renesas Electronics CorporationInventors: Takafumi Betsui, Naoto Taoka, Motoo Suwa, Shigezumi Matsui, Norihiko Sugita, Yoshiharu Fukushima
-
Publication number: 20110216579Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: ApplicationFiled: May 18, 2011Publication date: September 8, 2011Inventors: MASANAO YAMAOKA, KOICHIRO ISHIBASHI, SHIGEZUMI MATSUI, KENICHI OSADA
-
Patent number: 7996821Abstract: A data processor having a debugging aid function capable of monitoring a plurality of kinds of internal buses from the outside and identifying each of the buses monitored is provided. A central processing unit (CPU), a debugging aid module, and other circuit modules are mounted on a semiconductor chip. The debugging aid module selects an information transmitting path in accordance with a trace condition from a plurality of information transmitting paths used for the operation of a central processing unit (CPU) or the like, holds trace information obtained according to the trace condition from the selected information transmitting path together with attribute information of the trace information in a buffer circuit, and outputs the information serially to the outside of the semiconductor chip. A plurality of kinds of internal buses can be monitored on the outside, and each of the buses monitored can be identified.Type: GrantFiled: August 16, 2005Date of Patent: August 9, 2011Assignees: Renesas Electronics Corporation, Hitachi ULSI Systems Co., Ltd.Inventors: Ryo Sudo, Shigezumi Matsui, Yasunori Matsumoto
-
Patent number: 7961545Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: GrantFiled: December 3, 2009Date of Patent: June 14, 2011Assignee: Renesas Electronics CorporationInventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 7945801Abstract: A memory interface circuit is connectable to a DDR-SDRAM which outputs read data in synchronization with a data strobe signal together with the data strobe signal. A clock generator generates internal clock signals and memory clock signals supplied to the DDR-SDRAM. The memory interface circuit determines a delay of arrival of the data strobe signal relative to the corresponding internal clock signal by using a data strobe signal inputted in a read cycle with respect to the DDR-SDRAM, samples the arrived read data, based on a signal obtained by shifting the phase of the arrived data strobe signal, and synchronizes the sampled read data to the corresponding internal clock signal on the basis of the result of determination of the arrival delay.Type: GrantFiled: July 9, 2008Date of Patent: May 17, 2011Assignee: Renesas Electronics CorporationInventors: Shigezumi Matsui, Takashi Sato, Kazuyuki Sakata, Tsuyoshi Yaguchi, Kenzo Kuwabara, Atsushi Nakamura, Motoo Suwa, Ryoichi Sano, Hisashi Shiota
-
Publication number: 20100080046Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: ApplicationFiled: December 3, 2009Publication date: April 1, 2010Inventors: MASANAO YAMAOKA, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 7646662Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: GrantFiled: December 1, 2008Date of Patent: January 12, 2010Assignee: Renesas Technology Corp.Inventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 7528473Abstract: An electronic circuit includes a first semiconductor device and a second semiconductor device on a mounting substrate. The mounting substrate lines have lengths which are made unequal for respective bits. Assembling lines which reach connecting electrodes of a semiconductor chip from the external terminals of the second semiconductor device have made lengths thereof unequal for respective bits. The unequal lengths of the mounting substrate lines have a relationship which offsets the unequal lengths of the assembling lines.Type: GrantFiled: March 19, 2004Date of Patent: May 5, 2009Assignee: Renesas Technology Corp.Inventors: Motoo Suwa, Yoshinori Miyaki, Toru Hayashi, Ryoichi Sano, Shigezumi Matsui, Takanobu Naruse, Takashi Sato, Hisashi Shiota
-
Publication number: 20090097302Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: ApplicationFiled: December 1, 2008Publication date: April 16, 2009Inventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 7474584Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: GrantFiled: August 2, 2007Date of Patent: January 6, 2009Assignee: Renesas Technology Corp.Inventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Publication number: 20080276112Abstract: A memory interface circuit is connectable to a DDR-SDRAM which outputs read data in synchronization with a data strobe signal together with the data strobe signal. A clock generator generates internal clock signals and memory clock signals supplied to the DDR-SDRAM. The memory interface circuit determines a delay of arrival of the data strobe signal relative to the corresponding internal clock signal by using a data strobe signal inputted in a read cycle with respect to the DDR-SDRAM, samples the arrived read data, based on a signal obtained by shifting the phase of the arrived data strobe signal, and synchronizes the sampled read data to the corresponding internal clock signal on the basis of the result of determination of the arrival delay.Type: ApplicationFiled: July 9, 2008Publication date: November 6, 2008Inventors: SHIGEZUMI MATSUI, Takashi Sato, Kazuyuki Sakata, Tsuyoshi Yaguchi, Kenzo Kuwabara, Atsushi Nakamura, Motoo Suwa, Ryoichi Sano, Hisashi Shiota
-
Patent number: 7412616Abstract: A memory interface circuit is connectable to a DDR-SDRAM which outputs read data in synchronization with a data strobe signal together with the data strobe signal. A clock generator generates internal clock signals and memory clock signals supplied to the DDR-SDRAM. The memory interface circuit determines a delay of arrival of the data strobe signal relative to the corresponding internal clock signal by using a data strobe signal inputted in a read cycle with respect to the DDR-SDRAM, samples the arrived read data, based on a signal obtained by shifting the phase of the arrived data strobe signal, and synchronizes the sampled read data to the corresponding internal clock signal on the basis of the result of determination of the arrival delay.Type: GrantFiled: July 21, 2004Date of Patent: August 12, 2008Assignee: Renesas Technology Corp.Inventors: Shigezumi Matsui, Takashi Sato, Kazuyuki Sakata, Tsuyoshi Yaguchi, Kenzo Kuwabara, Atsushi Nakamura, Motoo Suwa, Ryoichi Sano, Hisashi Shiota
-
Publication number: 20080019205Abstract: A logic circuit in a system LSI is provided with a power switch so as to cut off the switch at the time of standby, reducing leakage current. At the same time, an SRAM circuit of the system LSI controls a substrate bias to reduce leakage current.Type: ApplicationFiled: August 2, 2007Publication date: January 24, 2008Inventors: Masanao Yamaoka, Koichiro Ishibashi, Shigezumi Matsui, Kenichi Osada
-
Patent number: 7321525Abstract: The present invention provides a semiconductor integrated circuit device provided with an interface circuit, which has realized speeding-up. A first input circuit inputs a data strobe signal therein, and a second input circuit inputs therein data formed in sync with the timing of a change in the data strobe signal. A second delay time determination circuit determines an arriving delay time relative to an internal clock in a predetermined determination region in response to the data strobe signal inputted through the first input circuit. The data sampled using the data strobe signal and inputted through the second input circuit is synchronized with the internal clock. A first delay time determination circuit is provided which determines each signal delay time in accordance with a test clock sent via a dummy input/output circuit equally set to signal delay times of a first output circuit and the first and second input circuits.Type: GrantFiled: August 17, 2006Date of Patent: January 22, 2008Assignee: Renesas Technology Corp.Inventor: Shigezumi Matsui