Patents by Inventor Shih-An Yang
Shih-An Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240136183Abstract: A photo resist layer is used to protect a dielectric layer and conductive elements embedded in the dielectric layer when patterning an etch stop layer underlying the dielectric layer. The photo resist layer may further be used to etch another dielectric layer underlying the etch stop layer, where etching the next dielectric layer exposes a contact, such as a gate contact. The bottom layer can be used to protect the conductive elements embedded in the dielectric layer from a wet etchant used to etch the etch stop layer.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Yu-Shih Wang, Hong-Jie Yang, Chia-Ying Lee, Po-Nan Yeh, U-Ting Chiu, Chun-Neng Lin, Ming-Hsi Yeh, Kuo-Bin Huang
-
Publication number: 20240128376Abstract: A device a includes a substrate, two source/drain (S/D) features over the substrate, and semiconductor layers suspended over the substrate and connecting the two S/D features. The device further includes a dielectric layer disposed between two adjacent layers of the semiconductor layers and an air gap between the dielectric layer and one of the S/D features, where a ratio between a length of the air gap to a thickness of the first dielectric layer is in a range of 0.1 to 1.0.Type: ApplicationFiled: December 26, 2023Publication date: April 18, 2024Inventors: Shih-Chiang Chen, Wei-Yang Lee, Chia-Pin Lin, Yuan-Ching Peng
-
Publication number: 20240110978Abstract: A semiconductor chip includes a physical layer and a processing circuit. The physical layer includes an input/output circuit, at least one sequence checking circuit and at least one signal transmission path, wherein the at least one sequence checking circuit is configured to generate at least one test result signal according to a clock signal transmitted through the input/output circuit and at least one test data signal transmitted through the at least one signal transmission path. The processing circuit is electrically coupled to the physical layer and is configured to determine an operation status of the at least one signal transmission path according to a voltage level of the at least one test result signal.Type: ApplicationFiled: March 27, 2023Publication date: April 4, 2024Inventors: Hung-Yi CHANG, Bi-Yang LI, Shih-Cheng KAO
-
Publication number: 20240099086Abstract: A display may have an array of pixels. Display driver circuitry may supply data and control signals to the pixels. Each pixel may have seven transistors, a capacitor, and a light-emitting diode such as an organic light-emitting diode. The seven transistors may receive control signals using horizontal control lines. Each pixel may have first and second emission enable transistors that are coupled in series with a drive transistor and the light-emitting diode of that pixel. The first and second emission enable transistors may be coupled to a common control line or may be separately controlled so that on-bias stress can be effectively applied to the drive transistor. The display driver circuitry may have gate driver circuits that provide different gate line signals to different rows of pixels within the display. Different rows may also have different gate driver strengths and different supplemental gate line loading structures.Type: ApplicationFiled: November 17, 2023Publication date: March 21, 2024Inventors: Cheng-Ho Yu, Chin-Wei Lin, Shyuan Yang, Ting-Kuo Chang, Tsung-Ting Tsai, Warren S. Rieutort-Louis, Shih-Chang Chang, Yu Cheng Chen, John Z. Zhong
-
Publication number: 20240097005Abstract: Disclosed is a semiconductor device and semiconductor fabrication method. A semiconductor device includes: a gate structure over a semiconductor substrate, having a high-k dielectric layer, a p-type work function layer, an n-type work function layer, a dielectric anti-reaction layer, and a glue layer; and a continuous metal cap over the gate structure formed by metal material being deposited over the gate structure, a portion of the anti-reaction layer being selectively removed, and additional metal material being deposited over the gate structure. A semiconductor fabrication method includes: receiving a gate structure; flattening the top layer of the gate structure; precleaning and pretreating the surface of the gate structure; depositing metal material over the gate structure to form a discontinuous metal cap; selectively removing a portion of the anti-reaction layer; depositing additional metal material over the gate structure to create a continuous metal cap; and containing growth of the metal cap.Type: ApplicationFiled: January 12, 2023Publication date: March 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Hang Chiu, Jui-Yang Wu, Kuan-Ting Liu, Weng Chang
-
Publication number: 20240096630Abstract: Disclosed is a semiconductor fabrication method. The method includes forming a gate stack in an area previously occupied by a dummy gate structure; forming a first metal cap layer over the gate stack; forming a first dielectric cap layer over the first metal cap layer; selectively removing a portion of the gate stack and the first metal cap layer while leaving a sidewall portion of the first metal cap layer that extends along a sidewall of the first dielectric cap layer; forming a second metal cap layer over the gate stack and the first metal cap layer wherein a sidewall portion of the second metal cap layer extends further along a sidewall of the first dielectric cap layer; forming a second dielectric cap layer over the second metal cap layer; and flattening a top layer of the first dielectric cap layer and the second dielectric cap layer using planarization operations.Type: ApplicationFiled: January 12, 2023Publication date: March 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Wei Yin, Tzu-Wen Pan, Yu-Hsien Lin, Yu-Shih Wang, Jih-Sheng Yang, Shih-Chieh Chao, Yih-Ann Lin, Ryan Chia-Jen Chen
-
Patent number: 11935758Abstract: A method for atomic layer etching a metal containing layer is provided. At least a region of a surface of the metal containing layer is modified to form a modified metal containing region by exposing a surface of the metal containing layer to a modification gas, wherein adjacent to the modified metal containing region remains an unmodified metal containing region. The modified metal containing region is selectively removed with respect to the unmodified metal containing region by exposing the surface of the metal containing layer to an inert bombardment plasma generated from an inert gas.Type: GrantFiled: April 27, 2020Date of Patent: March 19, 2024Assignee: Lam Research CorporationInventors: Wenbing Yang, Mohand Brouri, Samantha SiamHwa Tan, Shih-Ked Lee, Yiwen Fan, Wook Choi, Tamal Mukherjee, Ran Lin, Yang Pan
-
Patent number: 11929007Abstract: A display driving integrated circuit (IC) and a driving parameter adjustment method thereof are provided. The display driving IC includes a control circuit and a driving parameter determination circuit. The control circuit controls a current driving circuit and a scanning circuit according to a driving parameter, wherein the current driving circuit is suitable for driving multiple driving lines of a light emitting diode (LED) array, and the scanning circuit is suitable for driving multiple scanning lines of the LED array. The driving parameter determination circuit is coupled to the control circuit to provide the driving parameter. The driving parameter determination circuit dynamically adjusts the driving parameter for a target LED in the LED array according to a grayscale value of the target LED.Type: GrantFiled: August 11, 2022Date of Patent: March 12, 2024Assignee: Novatek Microelectronics Corp.Inventors: Chun-Wei Kang, Yi-Yang Tsai, Siao-Siang Liu, Shih-Hsuan Huang
-
Patent number: 11923630Abstract: An electrical connector assembly includes: a bracket; and at least one transmission assembly mounted to the bracket and including an internal printed circuit board (PCB), a board-mount connector connected to a first row of conductive pads disposed at a bottom end portion of the PCB, and a plug-in connector connected to a second row of conductive pads disposed at a front end portion of the PCB, wherein the PCB has a third row of conductive pads disposed at a rear end portion thereof.Type: GrantFiled: November 2, 2021Date of Patent: March 5, 2024Assignees: FUDING PRECISION INDUSTRY (ZHENGZHOU) CO., LTD., FOXCONN INTERCONNECT TECHNOLOGY LIMITEDInventors: Shih-Wei Hsiao, Yu-San Hsiao, Yen-Chih Chang, Yu-Ke Chen, Na Yang, Wei-Hua Zhang
-
Patent number: 11923586Abstract: A combustion section defines an axial direction, a radial direction, and a circumferential direction. The combustion section includes a casing that defines a diffusion chamber. A combustion liner is disposed within the diffusion chamber and defines a combustion chamber. The combustion liner is spaced apart from the casing such that a passageway is defined between the combustion liner and the casing. A fuel cell assembly is disposed in the passageway. The fuel cell assembly includes a fuel cell stack having a plurality of fuel cells each extending between an inlet end and an outlet end. Each fuel cell of the plurality of fuel cells includes an air channel and a fuel channel each fluidly coupled to the combustion chamber.Type: GrantFiled: November 10, 2022Date of Patent: March 5, 2024Assignee: General Electric CompanyInventors: Seung-Hyuck Hong, Richard L Hart, Honggang Wang, Anil Raj Duggal, Michael Anthony Benjamin, Andrew Wickersham, Shih-Yang Hsieh
-
Publication number: 20240072772Abstract: An interface device and a signal transceiving method thereof are provided. The interface device includes a slave circuit and a master circuit. The slave circuit is coupled to the master circuit and includes a first programmable delay line, a first output clock generator, and a first phase detector. The first programmable delay line provides a first adjusting delay amount according to a first adjust signal, and generates a first delayed clock signal by delaying a first clock signal according to the first adjusting delay amount. The first output clock generator generates a second clock signal according to the first delayed clock signal. The first phase detector detects a phase difference of the first clock signal and the second clock signal to generate first phase lead or lag information. The first adjust signal is generated according to the first phase lead or lag information.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Applicants: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bi-Yang Li, Igor Elkanovich, Hung-Yi Chang, Shih-Cheng Kao
-
Patent number: 11764676Abstract: A power supply circuit includes a first regulator and a second regulator. The first regulator is configured to generate a first output signal according to an input signal. A voltage value of the first output signal decreases according to the input signal and a first voltage threshold value at a power-off stage. The second regulator is configured to be enabled according to the first output signal to generate a second output signal according to the input signal. A voltage value of the second output signal decreases according to the input signal and a second voltage threshold value at the power-off stage. The second voltage threshold value is greater than the first voltage threshold value.Type: GrantFiled: June 25, 2021Date of Patent: September 19, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chao-Min Lai, Chien-Liang Chen, Hung-Wei Wang, Shih-An Yang
-
Patent number: 11636902Abstract: A signal modulation apparatus, a memory storage apparatus, and a signal modulation method are disclosed. The signal modulation apparatus includes an observation circuit, a signal modulation circuit, and a phase control circuit. The signal modulation circuit is configured to generate a second signal according to a first signal and a reference clock signal. A frequency of the first signal is different from a frequency of the second signal. The phase control circuit is configured to obtain an observation information via the observation circuit. The observation information reflects a process variation of at least one electronic component in the signal modulation apparatus. The phase control circuit is further configured to control an offset between the first signal and the reference clock signal according to the observation information.Type: GrantFiled: September 8, 2021Date of Patent: April 25, 2023Assignee: PHISON ELECTRONICS CORP.Inventors: Guan-Wei Wu, Jen-Chu Wu, Jen-Huo Wang, Yu-Chiang Liao, Shih-Yang Sun
-
Publication number: 20230048903Abstract: A signal modulation apparatus, a memory storage apparatus, and a signal modulation method are disclosed. The signal modulation apparatus includes an observation circuit, a signal modulation circuit, and a phase control circuit. The signal modulation circuit is configured to generate a second signal according to a first signal and a reference clock signal. A frequency of the first signal is different from a frequency of the second signal. The phase control circuit is configured to obtain an observation information via the observation circuit. The observation information reflects a process variation of at least one electronic component in the signal modulation apparatus. The phase control circuit is further configured to control an offset between the first signal and the reference clock signal according to the observation information.Type: ApplicationFiled: September 8, 2021Publication date: February 16, 2023Applicant: PHISON ELECTRONICS CORP.Inventors: Guan-Wei Wu, Jen-Chu Wu, Jen-Huo Wang, Yu-Chiang Liao, Shih-Yang Sun
-
Patent number: 11392164Abstract: A signal receiving circuit is provided. The signal receiving circuit includes a receiving circuit, an adjustment circuit and a boundary detection circuit. The receiving circuit is configured to receive an input signal. The adjustment circuit is configured to adjust the input signal. The boundary detection circuit is configured to detect a first signal having a first data pattern in the input signal and a second signal having a second data pattern in the input signal. The boundary detection circuit is further configured to detect a gap value between a first signal boundary of the first signal and a second signal boundary of the second signal to reflect a status of the adjustment circuit.Type: GrantFiled: January 8, 2020Date of Patent: July 19, 2022Assignee: PHISON ELECTRONICS CORP.Inventors: Sheng-Wen Chen, Shih-Yang Sun, Zhen-Hong Hung
-
Publication number: 20220166316Abstract: A power supply circuit includes a first regulator and a second regulator. The first regulator is configured to generate a first output signal according to an input signal. A voltage value of the first output signal decreases according to the input signal and a first voltage threshold value at a power-off stage. The second regulator is configured to be enabled according to the first output signal to generate a second output signal according to the input signal. A voltage value of the second output signal decreases according to the input signal and a second voltage threshold value at the power-off stage. The second voltage threshold value is greater than the first voltage threshold value.Type: ApplicationFiled: June 25, 2021Publication date: May 26, 2022Inventors: Chao-Min LAI, Chien-Liang Chen, Hung-Wei Wang, Shih-An Yang
-
Patent number: 11314683Abstract: A circuitry applied to an electronic device having a Universal Serial Bus (USB) type-C connector is provided. The circuitry includes a transceiver circuit, a physical layer circuit and a processing circuit. In operations of the circuitry, the transceiver circuit is coupled to the USB type-C connector. The physical layer circuit is configured to directly utilize a plurality of first signals from the USB type-C connector as at least one portion of Ethernet signals, and process the first signals to generate a plurality of processed first signals. The processing circuit is configured to process the processed first signals to generate an output signal.Type: GrantFiled: December 17, 2020Date of Patent: April 26, 2022Assignee: Realtek Semiconductor Corp.Inventors: Chao-Min Lai, Ming-Tsung Tsai, Yu-Jen Lin, Shih-An Yang
-
Patent number: 11206157Abstract: A calibration method of an equalizer circuit for a memory storage device is disclosed. The calibration method includes: receiving a first signal; adjusting, by the equalizer circuit, the first signal according to a control parameter to output a second signal; generating a first sampling signal according to a first reference signal and the second signal, wherein the first sampling signal reflects data transmitted by the first signal; and generating a second sampling signal according to a second reference signal and the second signal and adjusting the control parameter according to the second sampling signal to calibrate the equalizer circuit, wherein a voltage value of the first reference signal is different from a voltage value of the second reference signal.Type: GrantFiled: October 12, 2020Date of Patent: December 21, 2021Assignee: PHISON ELECTRONICS CORP.Inventors: Zhen-Hong Hung, Sheng-Wen Chen, Shih-Yang Sun
-
Patent number: 11111039Abstract: A structure for preventing the formation of a dead point for a cam wheel includes a driving wheel with a pressing portion provided at one side thereof for pushing a pushed portion of the cam wheel. When the cam wheel is moved over a distance while rotating simultaneously, a cam portion of the cam wheel pushes one end of the swinging piece. When the one end of the swinging piece is pushed to be apart from the outer periphery of the cam wheel, a restoring piece axially pushes the cam wheel back to its original position. A strapping device includes the above structure, a housing, a first transmission assembly, a second transmission assembly and a third transmission assembly. Tensioning of a circular strap, rapid friction bonding and cutting are sequentially performed by the transmissions of the first to third assemblies, respectively.Type: GrantFiled: January 10, 2019Date of Patent: September 7, 2021Assignee: PANTECH INTERNATIONAL INC.Inventor: Ming Shih Yang
-
Patent number: 11082636Abstract: An electronic device includes a display interface with a first display area and a second display area, a memory and a processor. The memory stores at least one instruction. The processor is coupled to the memory. After loading the program instruction, the processor performs: accessing an image record file with a plurality of original frames; simultaneously displaying the original frames in the first display area and the second display area according to an original scale; detecting whether a first object exists in the image record file; and when the first object is detected in the image record file, displaying a zoom-in image with the first object in the second display area according to a first magnification scale and displaying the original frame corresponding to the zoom-in image in the first display area according to the original scale, wherein the first magnification scale is greater than the original scale.Type: GrantFiled: December 20, 2019Date of Patent: August 3, 2021Assignee: ASUSTEK COMPUTER INC.Inventors: Cheng-Wei Huang, Ten-Long Dan, Chiang-Yi Shen, Hung-Chieh Wang, Wei-Yu Chien, Shih-Yang Liu