Patents by Inventor Shih-Chin Lien
Shih-Chin Lien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9773784Abstract: A semiconductor structure and a method for manufacturing the same are provided. The semiconductor structure comprises a substrate, a device region, a first doped region and a gate structure. The first doped region is formed in the substrate adjacent to the device region. The gate structure is on the first doped region. The first doped region is overlapped the gate structure.Type: GrantFiled: August 24, 2012Date of Patent: September 26, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chieh-Chih Chen, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9633852Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a doped strip and a top doped region. The first doped region has a first type conductivity. The second doped region is formed in the first doped region and has a second type conductivity opposite to the first type conductivity. The doped strip is formed in the first doped region and has the second type conductivity. The top doped region is formed in the doped strip and has the first type conductivity. The top doped region has a first sidewall and a second sidewall opposite to the first sidewall. The doped strip is extended beyond the first sidewall or the second sidewall.Type: GrantFiled: August 1, 2014Date of Patent: April 25, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-chi Lin, Shih-Chin Lien
-
Patent number: 9466700Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structure.Type: GrantFiled: December 1, 2015Date of Patent: October 11, 2016Assignee: Macronix International Co., Ltd.Inventors: Jiun-Yan Tsai, Shuo-Lun Tu, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9450048Abstract: A semiconductor device and a manufacturing method and an operating method for the same are provided. The semiconductor device comprises a substrate, a deep well, a first well, a first doped electrode region, a second doped electrode region and a high voltage threshold voltage channel region. The substrate has a first type conductivity. The deep well is formed in the substrate and has a second type conductivity opposite to the first conductivity. The first well is formed in the deep well and has at least one of the first type conductivity and the second type conductivity. The first and the second doped electrode regions are formed in the first well. The second doped electrode is adjacent to the first doped electrode and has the second conductivity. The high voltage threshold voltage channel region is formed in the first well and extending down from the surface of the substrate.Type: GrantFiled: January 9, 2013Date of Patent: September 20, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-Chi Lin, Shih-Chin Lien
-
Patent number: 9443754Abstract: A semiconductor device includes a substrate, a high-voltage N-well (HVNW) disposed in the substrate, a bulk P-well disposed in the substrate and adjacent to an edge of the HVNW, a high-voltage (HV) diode disposed in the HVNW, the HV diode including a HV diode P-well disposed in the HVNW and spaced apart from the edge of the HVNW, and an N-well disposed in the HVNW and between the HV diode P-well and the bulk P-well. A doping concentration of the N-well is higher than a doping concentration of the HVNW.Type: GrantFiled: August 7, 2014Date of Patent: September 13, 2016Assignee: Macronix International Co., Ltd.Inventors: Yu-Jui Chang, Cheng-Chi Lin, Shih-Chin Lien
-
Patent number: 9312380Abstract: A semiconductor device includes a substrate having a first conductivity type, a high-voltage well having a second conductivity type and disposed in the substrate, a source well having the first conductivity type and disposed in the high-voltage well, a drift region disposed in the high-voltage well and spaced apart from the source well, and a deep implantation region having the first conductivity type and disposed in the high-voltage well between the source well and the drift region.Type: GrantFiled: March 19, 2014Date of Patent: April 12, 2016Assignee: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9305993Abstract: A method of manufacturing a semiconductor structure with a high voltage area and a low voltage area is provided. The method includes the following steps: providing a substrate of a first conductivity type; forming a second doped region of a second conductivity type in the substrate by a first implantation; forming a first doped region of a first conductivity type in the second doped region by a second implantation; forming an insulating layer on the substrate; forming a resistor on the insulating layer, wherein the resistor is electrically connecting the high voltage area and the low voltage area; and forming a conductor electrically connected to the resistor. The step of forming a first doped region defines the high voltage area and the low voltage area.Type: GrantFiled: January 7, 2015Date of Patent: April 5, 2016Assignee: MACRONIX International Co., Ltd.Inventors: Chen-Yuan Lin, Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien
-
Publication number: 20160087083Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structureType: ApplicationFiled: December 1, 2015Publication date: March 24, 2016Inventors: Jiun-Yan TSAI, Shuo-Lun TU, Shih-Chin LIEN, Shyi-Yuan WU
-
Publication number: 20160064558Abstract: A semiconductor structure is provided. The semiconductor structure comprises a doped substrate, a gate structure, a source, a drain and a field doped region. The source and the drain are in the doped substrate on opposing sides of the gate structure respectively. The field doped region has a conductivity type opposite to a conductivity type of the source and the drain. The field doped region is extended from the source to be beyond a first gate sidewall of the gate structure but not reach a second gate sidewall of the gate structure opposing to the first gate sidewall.Type: ApplicationFiled: August 27, 2014Publication date: March 3, 2016Inventors: Cheng-Chi Lin, Yu-Neng Yeh, Shih-Chin Lien
-
Patent number: 9269806Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structure.Type: GrantFiled: October 3, 2013Date of Patent: February 23, 2016Assignee: Macronix International Co., Ltd.Inventors: Jiun-Yan Tsai, Shuo-Lun Tu, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20160043180Abstract: A semiconductor device includes a substrate, a high-voltage N-well (HVNW) disposed in the substrate, a bulk P-well disposed in the substrate and adjacent to an edge of the HVNW, a high-voltage (HV) diode disposed in the HVNW, the HV diode including a HV diode P-well disposed in the HVNW and spaced apart from the edge of the HVNW, and an N-well disposed in the HVNW and between the HV diode P-well and the bulk P-well. A doping concentration of the N-well is higher than a doping concentration of the HVNW.Type: ApplicationFiled: August 7, 2014Publication date: February 11, 2016Inventors: Yu-Jui CHANG, Cheng-Chi LIN, Shih-Chin LIEN
-
Patent number: 9257555Abstract: A semiconductor structure is provided. The semiconductor structure comprises a doped substrate, a gate structure, a source, a drain and a field doped region. The source and the drain are in the doped substrate on opposing sides of the gate structure respectively. The field doped region has a conductivity type opposite to a conductivity type of the source and the drain. The field doped region is extended from the source to be beyond a first gate sidewall of the gate structure but not reach a second gate sidewall of the gate structure opposing to the first gate sidewall.Type: GrantFiled: August 27, 2014Date of Patent: February 9, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Cheng-Chi Lin, Yu-Neng Yeh, Shih-Chin Lien
-
Patent number: 9231078Abstract: A semiconductor element and a manufacturing method thereof are provided. The semiconductor element includes a base, an epitaxy layer, a first well, a second well, a third well, a first heavily doping region, a second heavily doping region, a implanting region and a conductive layer. The epitaxy layer is disposed on the base. The first well, the second well and the third well are disposed in the epitaxy layer. The third well is located between the first well and the second well. A surface channel is formed between the first heavily doping region and the second heavily doping region. The implanting region is fully disposed between the surface channel and the base and disposed at a projection region of the first well, the second well and the third well.Type: GrantFiled: December 5, 2012Date of Patent: January 5, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Miao-Chun Chung, Yin-Fu Huang, Shih-Chin Lien
-
Patent number: 9202862Abstract: A semiconductor structure and a manufacturing method of the same are provided. The semiconductor structure includes a substrate, a first well, a first heavily doping region, a field oxide, a first dielectric layer, and a conductive layer. The first well is disposed on the substrate, and the first heavily doping region is disposed in the first well. The field oxide is disposed on the first well and adjacent to the first heavily doping region. The first dielectric layer is disposed on the field oxide and covering the field oxide. The conductive layer is disposed on the first dielectric layer. The first well and the first heavily doping region have a first type doping.Type: GrantFiled: March 14, 2014Date of Patent: December 1, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ming-Tung Lee, Cheng-Chi Lin, Chih-Chia Hsu, Chien-Chung Chen, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9171763Abstract: An improved semiconductor is provided whereby n-grade and the p-top layers are defined by a series of discretely placed n-type and p-type diffusion segments. Also provided are methods for fabricating such a semiconductor.Type: GrantFiled: March 3, 2015Date of Patent: October 27, 2015Assignee: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-Chi Lin, Shih-Chin Lien
-
Publication number: 20150270388Abstract: A semiconductor device includes a substrate having a first conductivity type, a high-voltage well having a second conductivity type and disposed in the substrate, a source well having the first conductivity type and disposed in the high-voltage well, a drift region disposed in the high-voltage well and spaced apart from the source well, and a deep implantation region having the first conductivity type and disposed in the high-voltage well between the source well and the drift region.Type: ApplicationFiled: March 19, 2014Publication date: September 24, 2015Applicant: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20150263085Abstract: A semiconductor structure and a manufacturing method of the same are provided. The semiconductor structure includes a substrate, a first well, a first heavily doping region, a field oxide, a first dielectric layer, and a conductive layer. The first well is disposed on the substrate, and the first heavily doping region is disposed in the first well. The field oxide is disposed on the first well and adjacent to the first heavily doping region. The first dielectric layer is disposed on the field oxide and covering the field oxide. The conductive layer is disposed on the first dielectric layer. The first well and the first heavily doping region have a first type doping.Type: ApplicationFiled: March 14, 2014Publication date: September 17, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ming-Tung Lee, Cheng-Chi Lin, Chih-Chia Hsu, Chien-Chung Chen, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20150214361Abstract: A method for fabricating a semiconductor device includes providing a substrate having a first conductive type, forming a high-voltage well having a second conductive type in the substrate, forming a drift region in the high-voltage well, and forming an insulation layer on the substrate. The insulation layer includes a first insulation portion and a second insulation portion respectively covering opposite edge portions of the drift region, and not covering a top portion of the drift region.Type: ApplicationFiled: January 30, 2014Publication date: July 30, 2015Applicant: Macronix International Co., Ltd.Inventors: Ching-Lin CHAN, Cheng-Chi LIN, Shih-Chin LIEN, Shyi-Yuan WU
-
Patent number: 9082841Abstract: A semiconductor device includes a substrate, an insulation layer disposed over the substrate, covering a drift region, and including a first edge and a second edge opposite to the first edge, a gate layer covering the first edge of the insulation layer, and a metal layer including a metal portion connected to the gate layer and overlapping the first edge of the insulation layer. The metal portion includes a first edge located closer to a central portion of the insulation layer than an opposite second edge of the metal portion. A distance from the first edge of the metal portion to the first edge of the insulation layer along a channel length direction is a. A distance from the first edge of the insulation layer to the second edge of the insulation layer is L. A ratio of a/L is equal to or higher than 0.46.Type: GrantFiled: June 4, 2014Date of Patent: July 14, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Jui Chang, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9070766Abstract: Provided is a semiconductor device including a substrate, an isolation structure, a gate structure, source and drain regions and a conductive layer. The source and drain regions are disposed in the substrate. The isolation structure is disposed between the source and drain regions. The gate structure is disposed on the substrate between the source and drain regions. The conductive layer is disposed on the substrate, extends from above the source region to above the isolation structure and is electrically connected to the source region. The substrate has first and second areas. The source region in the second area has a border curvature greater than that in the first area. The width of the portion of the conductive layer covering the isolation structure in the second area has a width greater than that in the first area.Type: GrantFiled: January 27, 2014Date of Patent: June 30, 2015Assignee: MACRONIX International Co., Ltd.Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu