Patents by Inventor Shihai Xiao
Shihai Xiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240095531Abstract: A method trains a neural network model in a computer system. The neural network model includes one or more layers each including one or more neurons. The one or more layers include at least one first layer and one last layer. Each neurons are configured to perform forward propagation of one or more input values by applying weights to the one or more input values and generating an output value based on a function applied to the sum of the weighted input values. The neurons of any given layer, but the last layer, of the one or more layers are connected with the one or more neurons of a consecutive layer. The neurons of any given layer, but the first layer, of the one or more layers are connected with the one or more neurons of a preceding layer.Type: ApplicationFiled: November 28, 2023Publication date: March 21, 2024Inventors: Lei Jiang, Shihai Xiao
-
Patent number: 11784756Abstract: A memory access technology and a computer system, where the computer system includes a memory controller and a medium controller connected to the memory controller. In the computer system, when detecting that an error occurs in first data that is returned by the medium controller in response to a first send command, the memory controller determines sequence information of the first send command in a plurality of send commands that have been sent by the memory controller within a time period from a time point at which the first send command is sent to a current time, and sends a data retransmission command to the medium controller to instruct the medium controller to resend the first data based on the sequence information.Type: GrantFiled: June 5, 2020Date of Patent: October 10, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai Xiao, Florian Longnos, Feng Yang
-
Patent number: 11705180Abstract: A memory refresh method is applied to a computer system including a processor, a memory controller, and a dynamic random access memory (DRAM). The memory controller receives a first plurality of access requests from the processor. The memory controller refreshes a first rank in a plurality of ranks at shortened interval set to T/N when a quantity of target ranks to be accessed by the first plurality of access requests is less than a first threshold and a proportion of read requests in the first plurality of access requests or a proportion of write requests in the first plurality of access requests is greater than a second threshold. T is a standard average refresh interval, and N is greater than 1. The memory refresh technology provided in this application can improve performance of the computer system in a memory refresh process.Type: GrantFiled: July 8, 2021Date of Patent: July 18, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Xing Hu, Chuanzeng Liang, Shihai Xiao, Kanwen Wang
-
Patent number: 11681452Abstract: A computer system includes a memory controller and a non-volatile dual in-line memory module (NVDIMM) connected to the memory controller. The NVDIMM comprises a non-volatile memory (NVM) for storing data and a media controller. After receiving a read command for reading first data stored in the NVDIMM from the memory controller, the media controller reads multiple data subblocks of the first data from the NVM. After sending multiple ready signals to notify the memory controller that multiple data subblocks of the first data are available, the media controller receives multiple send commands for fetching the multiple data subblocks. The media controller then transmits to the memory controller the multiple data subblocks in response to the multiple send commands.Type: GrantFiled: January 6, 2022Date of Patent: June 20, 2023Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai Xiao, Florian Longnos, Wei Yang
-
Publication number: 20230152977Abstract: A memory management technology may be applied to a computer system including a dynamic random-access (DRAM). According to the memory management technology, a corresponding row management policy may be executed based on an access type of memory access, where the access type of the memory access includes a read access or a write access.Type: ApplicationFiled: January 13, 2023Publication date: May 18, 2023Inventors: Shihai Xiao, Chuanzeng Liang
-
Publication number: 20220206686Abstract: A computer system includes a memory controller and a non-volatile dual in-line memory module (NVDIMM) connected to the memory controller. The NVDIMM comprises a non-volatile memory (NVM) for storing data and a media controller. After receiving a read command for reading first data stored in the NVDIMM from the memory controller, the media controller reads multiple data subblocks of the first data from the NVM. After sending multiple ready signals to notify the memory controller that multiple data subblocks of the first data are available, the media controller receives multiple send commands for fetching the multiple data subblocks. The media controller then transmits to the memory controller the multiple data subblocks in response to the multiple send commands.Type: ApplicationFiled: January 6, 2022Publication date: June 30, 2022Inventors: Shihai Xiao, Florian Longnos, Wei Yang
-
Patent number: 11289159Abstract: A memory device includes a storage unit array and a controller. The storage unit array contains storage units arranged in M rows and N columns and has M word lines and N bit line pairs. Each of the N bit line pairs includes a bit line and a source line. In operation, after obtaining Q rows of data that are to be written into Q rows of storage units in the storage unit array, the controller writes a first value into each of storage units in a column j in P columns of storage units. The controller then determines to-be-written rows in the Q rows of data, and writes in parallel a second value into each of storage units of the to-be-written rows in the storage units in the column j.Type: GrantFiled: December 19, 2019Date of Patent: March 29, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Florian Longnos, Engin Ipek, Shihai Xiao
-
Patent number: 11231864Abstract: A computer system includes a memory controller and a non-volatile dual in-line memory module (NVDIMM) connected to the memory controller. The NVDIMM comprises a non-volatile memory (NVM) for storing data and a media controller. After receiving a read command for reading first data stored in the NVDIMM from the memory controller, the media controller reads multiple data subblocks of the first data from the NVM. After sending multiple ready signals to notify the memory controller that multiple data subblocks of the first data are available, the media controller receives multiple send commands for fetching the multiple data subblocks. The media controller then transmits to the memory controller the multiple data subblocks in response to the multiple send commands.Type: GrantFiled: July 13, 2020Date of Patent: January 25, 2022Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai Xiao, Florian Longnos, Wei Yang
-
Patent number: 11232031Abstract: A memory allocation method and a device, where the method is applied to a computer system including a processor and a memory, and comprises, after receiving a memory access request carrying a to-be-accessed virtual address and determining that no memory page has been allocated to the virtual address, the processor selecting a target rank group from at least two rank groups of the memory based on access traffic of the rank groups. The processor selects, from idle memory pages, a to-be-allocated memory page for the virtual address, where information about a first preset location in a physical address of the to-be-allocated memory page is the same as first portions of address information in addresses of ranks in the target rank group.Type: GrantFiled: May 22, 2019Date of Patent: January 25, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Shihai Xiao, Xing Hu, Kanwen Wang, Wei Yang
-
Publication number: 20210335417Abstract: A memory refresh method is applied to a computer system including a processor, a memory controller, and a dynamic random access memory (DRAM). The memory controller receives a first plurality of access requests from the processor. The memory controller refreshes a first rank in a plurality of ranks at shortened interval set to T/N when a quantity of target ranks to be accessed by the first plurality of access requests is less than a first threshold and a proportion of read requests in the first plurality of access requests or a proportion of write requests in the first plurality of access requests is greater than a second threshold. T is a standard average refresh interval, and N is greater than 1. The memory refresh technology provided in this application can improve performance of the computer system in a memory refresh process.Type: ApplicationFiled: July 8, 2021Publication date: October 28, 2021Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Xing Hu, Chuanzeng Liang, Shihai Xiao, Kanwen Wang
-
Patent number: 11074958Abstract: A memory refresh method is applied to a computer system including a processor, a memory controller, and a dynamic random access memory (DRAM). The memory controller receives a first plurality of access requests from the processor. The memory controller refreshes a first rank in a plurality of ranks at shortened interval set to T/N when a quantity of target ranks to be accessed by the first plurality of access requests is less than a first threshold and a proportion of read requests in the first plurality of access requests or a proportion of write requests in the first plurality of access requests is greater than a second threshold. T is a standard average refresh interval, and N is greater than 1. The memory refresh technology provided in this application can improve performance of the computer system in a memory refresh process.Type: GrantFiled: October 11, 2019Date of Patent: July 27, 2021Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Xing Hu, Chuanzeng Liang, Shihai Xiao, Kanwen Wang
-
Patent number: 10997078Abstract: A method for accessing a non-volatile memory comprises that an NVM controller receive a first access request from a processor and determines whether the first access request is used to access a page table. If the first access request is used to access the page table, the NVM controller obtains an AIT entry by reading a page table entry indicated by the first address information and caches the AIT entry to an AIT cache. The NVM controller monitors access of the processor to the page table, prefetches the to-be-accessed AIT entry.Type: GrantFiled: June 27, 2019Date of Patent: May 4, 2021Assignee: Huawei Technologies Co., Ltd.Inventors: Shihai Xiao, Lei Fang, Florian Longnos
-
Patent number: 10976800Abstract: An electronic device includes a processor, a volatile memory, and a non-volatile memory. The non-volatile memory stores a first operating system, and the electronic device works in a first working mode and a second working mode. When the electronic device is in the first working mode, a second operating system is run in the volatile memory. When the processor detects that the electronic device reaches a preset condition for entering the second working mode, the non-volatile memory is enabled, and non-system data in the volatile memory is moved to the non-volatile memory. The non-system data does not include the second operating system. After the movement of the non-system data is completed, the volatile memory is disabled, and the first operating system is run in the non-volatile memory, so that the electronic device enters the second working mode.Type: GrantFiled: January 29, 2018Date of Patent: April 13, 2021Assignees: Huawei Technologies Co., Ltd., Fudan UniversityInventors: RenHua Yang, Junfeng Zhao, Wei Yang, Shihai Xiao, Yinyin Lin, Yi Wei
-
Publication number: 20200393965Abstract: A computer system includes a memory controller and a non-volatile dual in-line memory module (NVDIMM) connected to the memory controller. The NVDIMM comprises a non-volatile memory (NVM) for storing data and a media controller. After receiving a read command for reading first data stored in the NVDIMM from the memory controller, the media controller reads multiple data subblocks of the first data from the NVM. After sending multiple ready signals to notify the memory controller that multiple data subblocks of the first data are available, the media controller receives multiple send commands for fetching the multiple data subblocks. The media controller then transmits to the memory controller the multiple data subblocks in response to the multiple send commands.Type: ApplicationFiled: July 13, 2020Publication date: December 17, 2020Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai XIAO, Florian LONGNOS, Wei YANG
-
Publication number: 20200304238Abstract: A memory access technology and a computer system, where the computer system includes a memory controller and a medium controller connected to the memory controller. In the computer system, when detecting that an error occurs in first data that is returned by the medium controller in response to a first send command, the memory controller determines sequence information of the first send command in a plurality of send commands that have been sent by the memory controller within a time period from a time point at which the first send command is sent to a current time, and sends a data retransmission command to the medium controller to instruct the medium controller to resend the first data based on the sequence information.Type: ApplicationFiled: June 5, 2020Publication date: September 24, 2020Inventors: Shihai Xiao, Florian Longnos, Feng Yang
-
Patent number: 10732876Abstract: A memory access technology and a computer system, where the computer system includes a memory controller, a media controller, and a non-volatile memory (NVM) coupled to the media controller. After receiving a first read command from the memory controller, the media controller may read first data from the NVM based on a first address in the first read command. Then the media controller transmit, to the memory controller, at least two fixed-length data subblocks and metadata of the at least two data subblocks in response to at least two first send commands received from the memory controller. The metadata includes a location identifier indicating an offset of a corresponding data subblock in the first data. Thus, the memory controller obtains the first data based on the at least two data subblocks and location identifiers in the metadata.Type: GrantFiled: February 25, 2019Date of Patent: August 4, 2020Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai Xiao, Florian Longnos, Wei Yang
-
Publication number: 20200126618Abstract: A memory device includes a storage unit array and a controller. The storage unit array contains storage units arranged in M rows and N columns and has M word lines and N bit line pairs. Each of the N bit line pairs includes a bit line and a source line. In operation, after obtaining Q rows of data that are to be written into Q rows of storage units in the storage unit array, the controller writes a first value into each of storage units in a column j in P columns of storage units. The controller then determines to-be-written rows in the Q rows of data, and writes in parallel a second value into each of storage units of the to-be-written rows in the storage units in the column j.Type: ApplicationFiled: December 19, 2019Publication date: April 23, 2020Applicant: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Florian Longnos, Engin Ipek, Shihai Xiao
-
Patent number: 10586608Abstract: A dynamic random access memory (DRAM) refresh method in which a to-be-refreshed area in a refresh block is specified in a refresh instruction is provided to refresh a specified location of a DRAM storage array. A memory controller sends a refresh instruction to a DRAM refresh apparatus. The refresh instruction includes an identifier of a to-be-refreshed block and refresh information indicating a to-be-refreshed area. The DRAM refresh apparatus generates addresses of to-be-refreshed bank rows in the to-be-refreshed block according to the identifier and the refresh information, and refresh locations corresponding to the addresses of the bank rows in the to-be-refreshed block. Therefore, a DRAM refresh time is shortened, refresh power consumption is reduced, a refresh operation is more flexible, and system resource consumption is reduced while data integrity is ensured.Type: GrantFiled: November 3, 2017Date of Patent: March 10, 2020Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Shihai Xiao, Yongbing Huang, Rui He
-
Publication number: 20200066330Abstract: A memory refresh method is applied to a computer system including a memory controller and a dynamic random access memory (DRAM). The memory controller receives access requests including access requests for accessing a first rank of multiple ranks in the DRAM. When a quantity of the access requests for accessing the first rank is greater than 0 and less than a second threshold, the memory controller refreshes the first rank. The first rank may be refreshed in time even if the first rank cannot be in an idle state.Type: ApplicationFiled: October 11, 2019Publication date: February 27, 2020Applicant: HUAWEI TECHNOLOGIES CO.,LTD.Inventors: Xing Hu, Chuanzeng Liang, Shihai Xiao, Kanwen Wang
-
Publication number: 20200066331Abstract: A memory refresh method is applied to a computer system including a processor, a memory controller, and a dynamic random access memory (DRAM). The memory controller receives a first plurality of access requests from the processor. The memory controller refreshes a first rank in a plurality of ranks at shortened interval set to T/N when a quantity of target ranks to be accessed by the first plurality of access requests is less than a first threshold and a proportion of read requests in the first plurality of access requests or a proportion of write requests in the first plurality of access requests is greater than a second threshold. T is a standard average refresh interval, and N is greater than 1. The memory refresh technology provided in this application can improve performance of the computer system in a memory refresh process.Type: ApplicationFiled: October 11, 2019Publication date: February 27, 2020Applicant: HUAWEI TECHNOLOGIES CO.,LTD.Inventors: Xing Hu, Chuanzeng Liang, Shihai Xiao, Kanwen Wang