Abstract: Provided is a display panel, a source driver that generates a gradation voltage signal based on an image data signal, a timing controller that supplies the image data signal to the source driver, and an illumination drive unit that controls an amount of light of a backlight that illuminates each of a plurality of areas formed by dividing a display screen in the display panel. The source driver or the timing controller calculates feature values of the image data signal corresponding to each of the plurality of areas of the display panel and supplies a dimming data signal representing the amount of light of the backlight according to the feature values of each area to the illumination drive unit. The illumination drive unit controls the amount of light of the backlight for each of the plurality of areas based on the dimming data signal.

Abstract: Provided is a display panel, a source driver that generates a gradation voltage signal based on an image data signal, a timing controller that supplies the image data signal to the source driver, and an illumination drive unit that controls an amount of light of a backlight that illuminates each of a plurality of areas formed by dividing a display screen in the display panel. The source driver or the timing controller calculates feature values of the image data signal corresponding to each of the plurality of areas of the display panel and supplies a dimming data signal representing the amount of light of the backlight according to the feature values of each area to the illumination drive unit. The illumination drive unit controls the amount of light of the backlight for each of the plurality of areas based on the dimming data signal.

Abstract: The present invention provides a current-driven driver device capable of current writing at high speed even when a parasitic capacitance exists in a circuit to be driven. Each of current driver circuits includes a first current source for supplying a data current of a current value corresponding to a data signal, and a second current source including a differentiation circuit generating a differential value of a voltage applied to each data line and for supplying a boost current of a current value corresponding to the differential value to the data line.

Abstract: A display device comprises a plurality of first to fourth switching elements. On the basis of control signals from the drive control circuit, the common line is brought to the selected state when the common line is connected to the low-voltage portion for common lines by turning on the first switching element and turning off the second switching element; the common line is brought to the non-selected state when the common line is brought to the high-impedance state by turning off both the first and second switching elements; the data line is brought to the selected state when the data line is connected to the high-voltage portion for data lines by turning off the third switching element and turning on the fourth switching element; and the data line is brought to the non-selected state when the data line is connected to the low-voltage portion for data lines by turning on the third switching element and turning off the fourth switching element.

Abstract: A driving circuit drives a display panel having a matrix of picture elements and electrodes. The driving circuit includes a memory storing compensation data for compensating for position-dependent brightness differences between the picture elements. The brightness differences are due to the stray resistance and capacitance of the picture elements and electrodes. A correction circuit modifies image data according to the compensation data to generate control signals, which are used to control drivers that drive the picture elements via the electrodes. The modified image data produce a display with an even average brightness over the entire display panel.

Abstract: A drive circuit includes an input node for receiving data and an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes a resistance connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A drive circuit includes an input node for receiving data, an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes resistance means connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A drive circuit includes an input node for receiving data and an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes a resistance connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A drive circuit includes an input node for receiving data and an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes a resistance connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A drive circuit includes an input node for receiving data, an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes resistance means connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A drive circuit includes an input node for receiving data, an output node. The drive circuit also includes a first MOS transistor of a first conductivity type and a second MOS transistor of the first conductivity type. The first MOS transistor has a source, a drain connected to the output node, and a gate connected to the input node. The second MOS transistor has a source, a drain connected to the source of the first MOS transistor, and a gate supplied with a predetermined potential level. The drive circuit also includes resistance means connected between the source of the second MOS transistor and a source node supplied with a source potential level.

Abstract: A display device comprises a plurality of first to fourth switching elements. On the basis of control signals from the drive control circuit, the common line is brought to the selected state when the common line is connected to the low-voltage portion for common lines by turning on the first switching element and turning off the second switching element; the common line is brought to the non-selected state when the common line is brought to the high-impedance state by turning off both the first and second switching elements; the data line is brought to the selected state when the data line is connected to the high-voltage portion for data lines by turning off the third switching element and turning on the fourth switching element; and the data line is brought to the non-selected state when the data line is connected to the low-voltage portion for data lines by turning on the third switching element and turning off the fourth switching element.

Abstract: A semiconductor integrated circuit is provided that achieves a lesser degree of inconsistency in the delay time of clock signals that are internally provided. An input clock signal distributed via an input clock supply path is provided to individual timing adjustments circuits. The timing adjustment circuits are each constituted by providing a wiring pattern having serial resistors and gaps in a circuit correction area. The wiring pattern of the semiconductor integrated circuit is corrected by employing a focused ion beam apparatus to achieve an adjustment so that internal input clock signals at the same phase are obtained from the individual timing adjustment circuits. Using the wiring pattern having undergone the adjustment, a semiconductor integrated circuit is manufactured as a product.