Patents by Inventor Shinya Jyumonji

Shinya Jyumonji has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230063063
    Abstract: A light emitting device includes: a first layer in which a first light emitting element is disposed; a second layer stacked on the first layer and including a second light emitting element that at least partially overlaps the first light emitting element as viewed in a light emitting direction perpendicular to a light emitting surface of the first light emitting element; and a control substrate on which the first layer is stacked and that controls light emission of the first light emitting element and the second light emitting element. The first layer includes a first surface facing the second layer in the light emitting direction, a second surface facing the control substrate in the light emitting direction, and a first opening formed from the first surface to the second surface. The second light emitting element and the control substrate are electrically connected together through the first opening.
    Type: Application
    Filed: August 10, 2022
    Publication date: March 2, 2023
    Applicant: Oki Electric Industry Co., Ltd.
    Inventors: Takuma ISHIKAWA, Takahito SUZUKI, Kenichi TANIGAWA, Hironori FURUTA, Toru KOSAKA, Yusuke NAKAI, Shinya JYUMONJI, Genichirou MATSUO, Chihiro TAKAHASHI, Hiroto KAWADA, Yuuki SHINOHARA, Akihiro IINO
  • Publication number: 20220310817
    Abstract: A semiconductor element unit includes a semiconductor element; and a first electrode having a flat first electrode mounting surface whose surface roughness is less than or equal to 10 [nm] and forming eutectic bonding with the semiconductor element in a part different from the first electrode mounting surface. A semiconductor element unit supply substrate includes one or more semiconductor element units. A semiconductor packaging circuit includes the semiconductor element unit.
    Type: Application
    Filed: December 20, 2021
    Publication date: September 29, 2022
    Applicant: Oki Electric Industry Co., Ltd.
    Inventors: Yuuki SHINOHARA, Takahito SUZUKI, Kenichi TANIGAWA, Hironori FURUTA, Toru KOSAKA, Yusuke NAKAI, Shinya JYUMONJI, Genichirou MATSUO, Takuma ISHIKAWA, Chihiro TAKAHASHI, Hiroto KAWADA
  • Patent number: 11450784
    Abstract: A light-emitting thyristor includes a first semiconductor layer of a P type, a second semiconductor layer of an N type arranged adjacent to the first semiconductor layer; a third semiconductor layer of the P type arranged adjacent to the second semiconductor layer; and a fourth semiconductor layer of the N type arranged adjacent to the third semiconductor layer. A part of the first semiconductor layer is an active layer adjacent to the second semiconductor layer. A dopant concentration of the active layer is higher than or equal to a dopant concentration of the third semiconductor layer. A thickness of the third semiconductor layer is thinner than a thickness of the second semiconductor layer. A dopant concentration of the second semiconductor layer is lower than the dopant concentration of the third semiconductor layer.
    Type: Grant
    Filed: June 18, 2020
    Date of Patent: September 20, 2022
    Assignee: Oki Electric Industry Co., Ltd.
    Inventors: Hiroto Kawada, Kenichi Tanigawa, Shinya Jyumonji, Takuma Ishikawa, Chihiro Takahashi
  • Publication number: 20220157796
    Abstract: A composite integrated film includes a base member thin film having a base member first surface and a base member second surface facing each other, one or more penetration parts penetrating the base member first surface and the base member second surface of the base member thin film, one or more electrodes each including an electrical path part formed between the base member first surface and the base member second surface via the penetration part and an electrode surface in a planar shape formed on the base member second surface's side, and one or more elements provided on the base member first surface of the base member thin film and electrically connected to the electrodes, wherein the electrode surface and the base member second surface form a same flat surface.
    Type: Application
    Filed: October 18, 2021
    Publication date: May 19, 2022
    Applicant: Oki Electric Industry Co., Ltd.
    Inventors: Takuma ISHIKAWA, Takahito SUZUKI, Kenichi TANIGAWA, Hironori FURUTA, Toru KOSAKA, Yusuke NAKAI, Shinya JYUMONJI, Genichiro MATSUO, Chihiro TAKAHASHI, Hiroto KAWADA, Yuuki SHINOHARA
  • Publication number: 20210157253
    Abstract: A semiconductor device includes a base material and light emitting elements (or LEE) aligned in a first direction on the base material. Among the LEEs, a first LEE is provided with a first semiconductor multilayer structure and a first organic insulating film. Among the LEEs, a second LEE is provided with a second semiconductor multilayer structure and a second organic insulating film. A first multilayer structure width is smaller than a second multilayer structure width that is the first direction width of the second semiconductor multilayer structure, a first multilayer structure thickness is narrower than a second multilayer structure thickness, and a first film thickness is greater than a second film thickness wherein the first film thickness is a thickness of a portion of the first organic insulating film and a second film thickness is a thickness of a portion of the second organic insulating film.
    Type: Application
    Filed: November 20, 2020
    Publication date: May 27, 2021
    Inventors: Genichirou MATSUO, Hironori FURUTA, Shinya JYUMONJI, Hiroto KAWADA, Kenichi TANIGAWA
  • Patent number: 10991849
    Abstract: A light-emitting thyristor includes a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type arranged adjacent to the first semiconductor layer; a third semiconductor layer of the first conductivity type arranged adjacent to the second semiconductor layer; and a fourth semiconductor layer of the second conductivity type arranged adjacent to the third semiconductor layer. The first semiconductor layer includes an active layer adjacent to the second semiconductor layer, the second semiconductor layer includes a first layer adjacent to the active layer and a second layer arranged between the first layer and the third semiconductor layer, and the first layer has a band gap wider than a band gap of the active layer and a band gap of the second layer.
    Type: Grant
    Filed: October 15, 2019
    Date of Patent: April 27, 2021
    Assignee: OKI DATA CORPORATION
    Inventors: Hiroto Kawada, Kenichi Tanigawa, Shinya Jyumonji, Takuma Ishikawa, Chihiro Takahashi
  • Publication number: 20200411715
    Abstract: A light-emitting thyristor includes a first semiconductor layer of a P type, a second semiconductor layer of an N type arranged adjacent to the first semiconductor layer; a third semiconductor layer of the P type arranged adjacent to the second semiconductor layer; and a fourth semiconductor layer of the N type arranged adjacent to the third semiconductor layer. A part of the first semiconductor layer is an active layer adjacent to the second semiconductor layer. A dopant concentration of the active layer is higher than or equal to a dopant concentration of the third semiconductor layer. A thickness of the third semiconductor layer is thinner than a thickness of the second semiconductor layer. A dopant concentration of the second semiconductor layer is lower than the dopant concentration of the third semiconductor layer.
    Type: Application
    Filed: June 18, 2020
    Publication date: December 31, 2020
    Applicant: Oki Data Corporation
    Inventors: Hiroto KAWADA, Kenichi TANIGAWA, Shinya JYUMONJI, Takuma ISHIKAWA, Chihiro TAKAHASHI
  • Publication number: 20200212260
    Abstract: A light-emitting thyristor includes a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type arranged adjacent to the first semiconductor layer; a third semiconductor layer of the first conductivity type arranged adjacent to the second semiconductor layer; and a fourth semiconductor layer of the second conductivity type arranged adjacent to the third semiconductor layer. The first semiconductor layer includes an active layer adjacent to the second semiconductor layer, the second semiconductor layer includes a first layer adjacent to the active layer and a second layer arranged between the first layer and the third semiconductor layer, and the first layer has a band gap wider than a band gap of the active layer and a band gap of the second layer.
    Type: Application
    Filed: October 15, 2019
    Publication date: July 2, 2020
    Inventors: Hiroto KAWADA, Kenichi TANIGAWA, Shinya JYUMONJI, Takuma ISHIKAWA, Chihiro TAKAHASHI
  • Patent number: 8130253
    Abstract: A composite semiconductor device is formed of a semiconductor wafer having a plurality of device-forming areas in which semiconductor elements are formed and dicing areas defined between the device-forming areas, and is formed by dicing the semiconductor wafer at the dicing areas. The composite semiconductor device includes a semiconductor substrate, and a plurality of wiring layers layered on the semiconductor substrate. The wiring layers include at least conductive films. Connecting portions are formed to connect the wiring layers with each other in a layering direction of the wiring layers. Each of the connecting portions is disposed on the device-forming area side with respect to a dicing position defined in the dicing area.
    Type: Grant
    Filed: May 29, 2009
    Date of Patent: March 6, 2012
    Assignee: Oki Data Corporation
    Inventors: Kazuya Ohkawa, Shinya Jyumonji, Masumi Taninaka, Hiroshi Hamano, Masumi Koizumi
  • Publication number: 20090322852
    Abstract: A composite semiconductor device is formed of a semiconductor wafer having a plurality of device-forming areas in which semiconductor elements are formed and dicing areas defined between the device-forming areas, and is formed by dicing the semiconductor wafer at the dicing areas. The composite semiconductor device includes a semiconductor substrate, and a plurality of wiring layers layered on the semiconductor substrate. The wiring layers include at least conductive films. Connecting portions are formed to connect the wiring layers with each other in a layering direction of the wiring layers. Each of the connecting portions is disposed on the device-forming area side with respect to a dicing position defined in the dicing area.
    Type: Application
    Filed: May 29, 2009
    Publication date: December 31, 2009
    Applicant: Oki Data Corporation
    Inventors: Kazuya Ohkawa, Shinya Jyumonji, Masumi Taninaka, Hiroshi Hamano, Masumi Koizumi