Patents by Inventor Shinya Ono
Shinya Ono has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12148390Abstract: A display pixel may include an organic light-emitting diode, one or more emission transistors, a drive transistor, a gate setting transistor, a data loading transistor, and an initialization transistor. The drive transistor may be implemented as a semiconducting-oxide transistor to mitigate threshold voltage hysteresis to improve first frame response at high refresh rates, to reduce undesired luminance jumps at low refresh rates, and to reduce image sticking. The gate setting transistor may also be implemented as a semiconducting-oxide transistor to reduce leakage at the gate terminal of the drive transistor. The initialization transistor may also be implemented as a semiconducting-oxide transistor so that it can be controlled using a shared emission signal to reduce routing complexity. The remaining transistors in the pixel may be implemented as p-type silicon transistors.Type: GrantFiled: October 7, 2022Date of Patent: November 19, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Shinya Ono, Jung Yen Huang
-
Patent number: 12142220Abstract: A display may have an array of pixels each of which has a light-emitting diode such as an organic light-emitting diode. A drive transistor and an emission transistor may be coupled in series with the light-emitting diode of each pixel between a positive power supply and a ground power supply. The pixels may include first and second switching transistors. A data storage capacitor may be coupled between a gate and source of the drive transistor in each pixel. Signal lines may be provided in columns of pixels to route signals such as data signals, sensed drive currents from the drive transistors, and predetermined voltages between display driver circuitry and the pixels. The switching transistors, emission transistors, and drive transistors may include semiconducting-oxide transistors and silicon transistors and may be n-channel transistors or p-channel transistors.Type: GrantFiled: December 7, 2023Date of Patent: November 12, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Hung Sheng Lin, Shih Chang Chang, Shinya Ono
-
Patent number: 12112954Abstract: An etching method includes forming a film on a surface of a substrate having a region to be etched and a mask. The mask is provided on the region and includes an opening that partially exposes the region. The film is made of the same material as that of the region. The etching method further includes etching the region.Type: GrantFiled: January 28, 2021Date of Patent: October 8, 2024Assignee: TOKYO ELECTRON LIMITEDInventors: Maju Tomura, Tomohiko Niizeki, Takayuki Katsunuma, Hironari Sasagawa, Yuta Nakane, Shinya Ishikawa, Kenta Ono, Sho Kumakura, Yusuke Takino, Masanobu Honda
-
Publication number: 20240325875Abstract: A prize acquisition game machine includes: a prize display unit comprising a housing that accommodates prizes in a game space within the housing; a prize acquisition device comprising arms and is configured to move around the game space and grab at least one of the prizes with the arms; a controller that controls movement of the prize acquisition device; and a storage that stores movement information on past movement of the prize acquisition device in the game space. The controller is configured to control the movement of the prize acquisition device based on the movement information stored in the storage.Type: ApplicationFiled: June 12, 2024Publication date: October 3, 2024Applicant: SEGA CORPORATIONInventors: Mitsuharu Fukazawa, Takaya Goshozono, Akira Wakou, Yasuhito Yano, Shinya Ono
-
Publication number: 20240312421Abstract: A display may include an array of pixels that receive control signals from a chain of gate drivers. Each gate driver may include a shift register subcircuit and an output buffer subcircuit. The shift register subcircuit may include a first set of transistors at least partially controlled by one or more shift register clock signals. The output buffer subcircuit may include a second set of transistors at least partially controlled by one or more output buffer clock signals. The output buffer clock signals can toggle independently from the shift register clock signals. Operated in this way, the shift register clock signals can have pulse widths optimized for stability while the output buffer clock signals can have pulse widths optimized for speed.Type: ApplicationFiled: May 23, 2024Publication date: September 19, 2024Inventors: Shinya Ono, Chin-Wei Lin, Pei-En Chang, Dongqi Zheng
-
Patent number: 12096657Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to associated semiconducting oxide transistors. The semiconducting oxide transistors may exhibit different device characteristics. Some of the semiconducting oxide transistors may be formed using a first oxide layer formed from a first semiconducting oxide material using first processing steps, whereas other semiconducting oxide transistors are formed using a second oxide layer formed from a second semiconducting oxide material using second processing steps different than the first processing steps. The display may include three or more different semiconducting oxide layers formed during different processing steps.Type: GrantFiled: October 18, 2021Date of Patent: September 17, 2024Assignee: Apple Inc.Inventors: Jung Yen Huang, Shinya Ono, Chin-Wei Lin, Akira Matsudaira, Cheng Min Hu, Chih Pang Chang, Ching-Sang Chuang, Gihoon Choo, Jiun-Jye Chang, Po-Chun Yeh, Shih Chang Chang, Yu-Wen Liu, Zino Lee
-
Patent number: 12083832Abstract: A tire deterioration inferring (estimating) method uses a tire deterioration inferring device placed on the inner surface of a tire. The method has: a deformation velocity measurement step of measuring a tire deformation velocity, which is the deformation velocity of the tire while the tire is rotating, and obtaining time-series changes in the tire deformation velocity; a calculation step of calculating peak values of the tire deformation velocity from the time-series changes in the tire deformation velocity; and an inference step of inferring the degree of the deterioration of the tire by using a first peak value, which is a peak value of the tire deformation velocity before and at the stepping of the tire or at and after the kicking of the tire, the first peak value being in the time-series changes in the tire deformation velocity.Type: GrantFiled: November 24, 2021Date of Patent: September 10, 2024Assignee: Alps Alpine Co., Ltd.Inventors: Heishiro Fudo, Eiji Shinohara, Shinya Ichise, Hiroyuki Tobari, Akihito Yamamoto, Yuki Ono
-
Publication number: 20240288815Abstract: An image forming apparatus includes processing circuitry and a sensor. The processing circuitry controls formation of an image of an evaluation pattern on a transfer object. The sensor measures the image of the evaluation pattern formed on the transfer object. The processing circuitry presents a determination result of a cause of a failure based on a comparison between a reference value serving as a reference of the evaluation pattern and a measured value of the image of the evaluation pattern by the sensor.Type: ApplicationFiled: February 21, 2024Publication date: August 29, 2024Applicant: Ricoh Company, Ltd.Inventors: Koichi ONO, Akira UEMATSU, Shinya KAMIJO
-
Publication number: 20240210995Abstract: A display may have a stretchable portion with hermetically sealed rigid pixel islands. A flexible interconnect region may be interposed between the hermetically sealed rigid pixel islands. The hermetically sealed rigid pixel islands may include organic light-emitting diode (OLED) pixels. A conductive cutting structure may have an undercut that causes a discontinuity in a conductive OLED layer to mitigate lateral leakage. The conductive cutting structure may also be electrically connected to a cathode for the OLED pixels and provide a cathode voltage to the cathode. First and second inorganic passivation layers may be formed over the OLED pixels. Multiple discrete portions of an organic inkjet printed layer may be interposed between the first and second inorganic passivation layers.Type: ApplicationFiled: October 10, 2023Publication date: June 27, 2024Inventors: Prashant Mandlik, Bhadrinarayana Lalgudi Visweswaran, Mahendra Chhabra, Chia-Hao Chang, Shiyi Liu, Siddharth Harikrishna Mohan, Zhen Zhang, Han-Chieh Chang, Yi Qiao, Yue Cui, Tyler R Kakuda, Michael Vosgueritchian, Sudirukkuge T. Jinasundera, Warren S Rieutort-Louis, Tsung-Ting Tsai, Jae Won Choi, Jiun-Jye Chang, Jean-Pierre S Guillou, Rui Liu, Po-Chun Yeh, Chieh Hung Yang, Ankit Mahajan, Takahide Ishii, Pei-Ling Lin, Pei Yin, Gwanwoo Park, Markus Einzinger, Martijn Kuik, Abhijeet S Bagal, Kyounghwan Kim, Jonathan H Beck, Chiang-Jen Hsiao, Chih-Hao Kung, Chih-Lei Chen, Chih-Yu Chung, Chuan-Jung Lin, Jung Yen Huang, Kuan-Chi Chen, Shinya Ono, Wei Jung Hsieh, Wei-Chieh Lin, Yi-Pu Chen, Yuan Ming Chiang, An-Di Sheu, Chi-Wei Chou, Chin-Fu Lee, Ko-Wei Chen, Kuan-Yi Lee, Weixin Li, Shin-Hung Yeh, Shyuan Yang, Themistoklis Afentakis, Asli Sirman, Baolin Tian, Han Liu
-
Patent number: 12014686Abstract: A display may include an array of pixels. Each pixel in the array may include a drive transistor, emission transistors, a data loading transistor, a gate voltage setting transistor, an initialization transistor, an anode reset transistor, a storage capacitor, and an optional current boosting capacitor. A data refresh may include a initialization phase, a threshold voltage sampling phase, and a data programming phase. The threshold voltage sampling phase can be substantially longer than the data programming phase to decrease a current sampling level during the threshold voltage sampling phase, which helps reduce the display luminance sensitivity to temperature variations.Type: GrantFiled: October 21, 2022Date of Patent: June 18, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Shinya Ono, Zino Lee
-
Patent number: 11966544Abstract: An electronic device may have a display with touch sensors. One or more shielding layers may be interposed between the display and the touch sensors. The display may include transistors with gate conductors, a first planarization layer formed over the gate conductors, one or more contacts formed in a first source-drain layer within the first planarization layer, a second planarization layer formed on the first planarization layer, one or more data lines formed in a second source-drain layer within the second planarization layer, a third planarization layer formed on the second planarization layer, and a data line shielding structure formed at least partly in a third source-drain layer within the third planarization layer. The data line shielding structure may be a routing line, a blanket layer, a mesh layer formed in one or more metal layers, and/or a data line covering another data line.Type: GrantFiled: May 25, 2023Date of Patent: April 23, 2024Assignee: Apple Inc.Inventors: Shinya Ono, Suhwan Moon, Dong-Gwang Ha, Jiaxi Hu, Hao-Lin Chiu, Kwang Soon Park, Hassan Edrees, Wen-I Hsieh, Jiun-Jye Chang, Chin-Wei Lin, Kyung Wook Kim
-
Publication number: 20240127758Abstract: A display may include an array of pixels that receive control signals from a chain of gate drivers. The pixels can be formed using semiconducting oxide transistors, whereas the gate drivers can be formed using silicon transistor. Each gate driver may include a shift register subcircuit and an output buffer subcircuit. The shift register subcircuit may include a first set of transistors at least partially controlled by one or more shift register clock signals. The output buffer subcircuit may include a second set of transistors at least partially controlled by one or more output buffer clock signals. The output buffer clock signals can toggle independently from the shift register clock signals. Operated in this way, the shift register clock signals can have pulse widths optimized for stability while the output buffer clock signals can have pulse widths optimized for speed.Type: ApplicationFiled: May 23, 2023Publication date: April 18, 2024Inventors: Shinya Ono, Chin-Wei Lin, Chen-Ming Chen, Hassan Edrees
-
Publication number: 20240127754Abstract: A display may have an array of pixels each of which has a light-emitting diode such as an organic light-emitting diode. A drive transistor and an emission transistor may be coupled in series with the light-emitting diode of each pixel between a positive power supply and a ground power supply. The pixels may include first and second switching transistors. A data storage capacitor may be coupled between a gate and source of the drive transistor in each pixel. Signal lines may be provided in columns of pixels to route signals such as data signals, sensed drive currents from the drive transistors, and predetermined voltages between display driver circuitry and the pixels. The switching transistors, emission transistors, and drive transistors may include semiconducting-oxide transistors and silicon transistors and may be n-channel transistors or p-channel transistors.Type: ApplicationFiled: December 7, 2023Publication date: April 18, 2024Inventors: Chin-Wei Lin, Hung Sheng Lin, Shih Chang Chang, Shinya Ono
-
Publication number: 20240096285Abstract: A display may include an array of pixels. A pixel can include an organic light-emitting diode, up to three thin-film transistors, and up to two capacitors. The pixel can include a drive transistor, an emission transistor, and a select transistor. The select transistor can be used to apply a reference voltage to the gate of the drive transistor during a global reset phase and during a global threshold voltage sampling phase and can also be used to apply a data voltage to the gate of the drive transistor during a data programming phase. The drive transistor can receive a power supply voltage that toggles between a low voltage during the global reset phase and a high voltage during other phases of operation. Configured and operated in this way, the pixel need not include separate dedicated anode reset and initialization transistors.Type: ApplicationFiled: July 25, 2023Publication date: March 21, 2024Inventors: Alper Ozgurluk, Andrew Lin, Cheuk Chi Lo, Chun-Ming Tang, Shinya Ono, Chun-Yao Huang
-
Publication number: 20240086014Abstract: An electronic device may have a display with touch sensors. One or more shielding layers may be interposed between the display and the touch sensors. The shielding layers may include shielding structures such as a conductive mesh structure and/or a transparent conductive film. The shielding structures may be actively driven or passively biased. In the active driving scheme, one or more inverting circuits may receive a noise signal from a cathode layer in the display and/or from the shielding structures, invert the received noise signal, and drive the inverted noise signal back onto the shielding structures to prevent any noise from the display from negatively impacting the performance of the touch sensors. In the passive biasing scheme, the shielding structures may be biased to a power supply voltage.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Inventors: Rungrot Kitsomboonloha, Donggeon Han, Jason N Gomez, Kyung Wook Kim, Nikolaus Hammler, Pei-En Chang, Saman Saeedi, Shih Chang Chang, Shinya Ono, Suk Won Hong, Szu-Hsien Lee, Victor H Yin, Young-Jik Jo, Yu-Heng Cheng, Joyan G Sanctis, Hongwoo Lee
-
Patent number: 11922887Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to associated thin-film transistors. The diode may be coupled to drive transistor circuitry, a data loading transistor, and emission transistors. The drive transistor circuitry may include at least two transistor portions connected in series. The data loading transistor has a drain region connected to a data line and a source region connected directly to the drive transistor circuitry. The data line may be connected to and overlap the drain region of the data loading transistor. The data line and the source region of the data loading transistor are non-overlapping to reduce row-to-row crosstalk.Type: GrantFiled: July 6, 2021Date of Patent: March 5, 2024Assignee: Apple Inc.Inventors: Shinya Ono, Chin-Wei Lin, Chuan-Jung Lin, Gihoon Choo, Hassan Edrees, Hei Kam, Jung Yen Huang, Pei-En Chang, Rungrot Kitsomboonloha, Szu-Hsien Lee, Zino Lee
-
Publication number: 20240036680Abstract: An electronic device may have a display with touch sensors. One or more shielding layers may be interposed between the display and the touch sensors. The display may include transistors with gate conductors, a first planarization layer formed over the gate conductors, one or more contacts formed in a first source-drain layer within the first planarization layer, a second planarization layer formed on the first planarization layer, one or more data lines formed in a second source-drain layer within the second planarization layer, a third planarization layer formed on the second planarization layer, and a data line shielding structure formed at least partly in a third source-drain layer within the third planarization layer. The data line shielding structure may be a routing line, a blanket layer, a mesh layer formed in one or more metal layers, and/or a data line covering another data line.Type: ApplicationFiled: May 25, 2023Publication date: February 1, 2024Inventors: Shinya Ono, Suhwan Moon, Dong-Gwang Ha, Jiaxi Hu, Hao-Lin Chiu, Kwang Soon Park, Hassan Edrees, Wen-I Hsieh, Jiun-Jye Chang, Chin-Wei Lin, Kyung Wook Kim
-
Patent number: 11887546Abstract: A display pixel is provided that is operable to support hybrid compensation scheme having both in-pixel threshold voltage canceling and external threshold voltage compensation. The display may include multiple p-type silicon transistors with at least one n-type semiconducting-oxide transistor and one storage capacitor. An on-bias stress phase may be performed prior to a threshold voltage sampling and data programming phase to mitigate hysteresis and improve first frame response. In low refresh rate displays, a first additional on-bias stress operation can be performed separate from the threshold voltage sampling and data programming phase during a refresh frame and a second additional on-bias stress operation can be performed during a vertical blanking frame. The display pixel may be configured to receive an initialization voltage and an anode reset voltage, either of which can be dynamically tuned to match the stress of the first and second additional on-bias stress operations to minimize flicker.Type: GrantFiled: March 30, 2023Date of Patent: January 30, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Shinya Ono, Zino Lee, Yun Wang, Fan Gui
-
Patent number: 11875745Abstract: A display may have an array of pixels each of which has a light-emitting diode such as an organic light-emitting diode. A drive transistor and an emission transistor may be coupled in series with the light-emitting diode of each pixel between a positive power supply and a ground power supply. The pixels may include first and second switching transistors. A data storage capacitor may be coupled between a gate and source of the drive transistor in each pixel. Signal lines may be provided in columns of pixels to route signals such as data signals, sensed drive currents from the drive transistors, and predetermined voltages between display driver circuitry and the pixels. The switching transistors, emission transistors, and drive transistors may include semiconducting-oxide transistors and silicon transistors and may be n-channel transistors or p-channel transistors.Type: GrantFiled: February 21, 2023Date of Patent: January 16, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Hung Sheng Lin, Shih Chang Chang, Shinya Ono
-
Patent number: RE50047Abstract: A luminescent display device includes a substrate and a thin-film transistor above the substrate. The thin-film transistor includes a semiconductor layer, a gate insulating film on the semiconductor layer, a gate electrode on the gate insulating film, a source electrode, and a drain electrode. The luminescent display device further includes an interlayer insulating film on the gate electrode, a first capacitor electrode on the interlayer insulating film in a region above the gate electrode, and a luminescent element configured to be driven by a driver to produce luminescence. The driver includes the thin-film transistor, and the first capacitor electrode and the gate electrode constitute a capacitor.Type: GrantFiled: January 20, 2022Date of Patent: July 16, 2024Assignee: JDI DESIGN AND DEVELOPMENT G.K.Inventor: Shinya Ono
