Patents by Inventor Shojiro Mori

Shojiro Mori has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20060152094
    Abstract: A rotor for a micro-servomotor is reduced in weight and imbalance. The rotor R is provided with a molded resin member 3 having an inclined surface 3a, the resin member 3 being formed by filling an epoxy resin material between the axial end faces of permanent magnets 2 and the external peripheral surface of a shaft 1 made of magnetic material, and also provided with a groove 1b at a part of the external peripheral surface of the shaft 1 opposed to the molded member 3.
    Type: Application
    Filed: March 15, 2006
    Publication date: July 13, 2006
    Applicant: KABUSHIKI KAISHA YASKAWA DENKI
    Inventors: Shinichiro Mukai, Shojiro Mori, Mamoru Era
  • Patent number: 5493509
    Abstract: In graphic data representing a symbolic layout for a semiconductor integrated circuit, a plurality of first cutting lines and a plurality of second cutting lines crossing the first cutting lines at right angles are set. First, the graphic data is cut along said first cutting lines to produce a plurality of first segment data items. These first segment data items are each compacted in the direction of the second cutting line. These compacted first segment data items are connected according to the first cutting lines. This connected first segment data is cut along the second cutting lines to produce a plurality of second segment data items. These second segment data items are each compacted in the direction of the first cutting line. These compacted second segment data items are connected to one another to produce a compacted mask layout.
    Type: Grant
    Filed: September 2, 1993
    Date of Patent: February 20, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Nobu Matsumoto, Shojiro Mori
  • Patent number: 5111271
    Abstract: A semiconductor device formed by using a standard cell system is a semiconductor device using a multi-layered wiring system. At this time, inter-cell wirings for electrically connecting different standard cells are formed of only a conductive layer which is disposed above a conductive layer constituting intra-cell wirings of the standard cells. Connection between the inter-cell wirings is made above an occupied area of the standard cells on the semiconductor substrate so as to eliminate a channel region.
    Type: Grant
    Filed: June 25, 1990
    Date of Patent: May 5, 1992
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Hiroshi Hatada, Shojiro Mori
  • Patent number: 5063430
    Abstract: A semiconductor integrated circuit device includes a plurality of standard cell rows each including first standard cells and wiring regions each of which is arranged between any two adjacent ones of the standard cell rows and in which cell connection wirings are formed, wherein the standard cell row includes at least one second standard cell and the second standard cell includes an internal wiring region in which cell connection wirings are formed.
    Type: Grant
    Filed: January 30, 1991
    Date of Patent: November 5, 1991
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Shojiro Mori
  • Patent number: 4799004
    Abstract: A transfer circuit for the operation test of an LSI system inlcudes a mode setting section for selectively setting a first or second operation mode, a plurality of first shift register circuits connected to the input terminals of function blocks of the LSI system to respectively latch input data to the function blocks in a parallel fashion in the first operation mode and shift the input data in the second operation mode, a plurality of second shift register circuits connected to the output terminals of the function blocks of the LSI system to respectively latch output data of the function blocks in a parallel fashion in the first operation mode and shift the output data in the second operation mode, and a serial transfer line for serially connecting the first and second shift register circuits.
    Type: Grant
    Filed: January 25, 1988
    Date of Patent: January 17, 1989
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Shojiro Mori
  • Patent number: 4682331
    Abstract: A logic circuit according to this invention has a logic section. First input terminals of first to third EX OR gates are respectively connected to output terminals of preselected logic elements among the logic elements which constitute the logic section. Output terminals of the first and second EX OR gates are connected to second input terminals of the second and third EX OR gates. The functional test for this logic circuit is performed by inputting test pattern signals to the logic section and by comparing output signals of the logic section and an output signal of the third EX OR gate with the expected values.
    Type: Grant
    Filed: October 18, 1984
    Date of Patent: July 21, 1987
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Shojiro Mori