Patents by Inventor Shosaku Yamasaki
Shosaku Yamasaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8582597Abstract: There is provided a time slot interchanger for processing channel setting data functioning as control data for interchanging time slots of multiplexed transmission data. In the time slot interchanger, processing of the channel setting data based on alarm data is performed in accordance with a preset first transmission capacity, and with respect to the channel setting data in accordance with a preset second transmission capacity, processing of the channel setting data in accordance with the first transmission capacity is dispersedly performed in a time series manner.Type: GrantFiled: June 3, 2008Date of Patent: November 12, 2013Assignee: Fujitsu LimitedInventors: Mitsuhiro Kawaguchi, Shosaku Yamasaki, Shigeo Tani, Hideki Matsui
-
Patent number: 8355632Abstract: In a transmission apparatus, unlike in the conventional transmission apparatus, a protection switch is not arranged on the signal path, but a TSI having only the basic function performs the function of the protection switch as a substitute, a processing unit to perform the switching function at a low rate is artificially constructed on a TSI, the switch process of SONET protection type is artificially executed by the TSI, and a signal for controlling the TSI function is further controlled thereby to realize the protection switch function. The logic of switching at the main signal rate in addition to the conventional TSI function is deleted.Type: GrantFiled: January 21, 2010Date of Patent: January 15, 2013Assignee: Fujitsu LimitedInventors: Mitsuhiro Kawaguchi, Shosaku Yamasaki, Shigeo Tani, Hideki Matsui
-
Patent number: 8295161Abstract: A network apparatus includes: an input interface unit; a first and second line switching units cross-connecting output signals from the input interface unit; an output interface unit including a selection unit selecting outputs from the first or second line switching units; and a CPU. The line switching units each include: a control signal generation unit storing setting data in a memory and generating a line switching control signal based on the setting data; a memory error detection processing unit detecting a memory error and outputting error information; and a main signal processing unit writing setting data into a buffer when an error is not detected, and holding setting data stored in the buffer when the error is detected, and which performs cross-connection processing according to the setting data stored in the buffer. The CPU controls the selection unit according to the error information.Type: GrantFiled: December 16, 2009Date of Patent: October 23, 2012Assignee: Fujitsu LimitedInventors: Ryoji Azumi, Takashi Umegaki, Shigeo Tani, Shosaku Yamasaki
-
Publication number: 20100158514Abstract: A network apparatus includes: an input interface unit; a first and second line switching units cross-connecting output signals from the input interface unit; an output interface unit including a selection unit selecting outputs from the first or second line switching units; and a CPU. The line switching units each include: a control signal generation unit storing setting data in a memory and generating a line switching control signal based on the setting data; a memory error detection processing unit detecting a memory error and outputting error information; and a main signal processing unit writing setting data into a buffer when an error is not detected, and holding setting data stored in the buffer when the error is detected, and which performs cross-connection processing according to the setting data stored in the buffer. The CPU controls the selection unit according to the error information.Type: ApplicationFiled: December 16, 2009Publication date: June 24, 2010Applicant: FUJITSU LIMITEDInventors: Ryoji AZUMI, Takashi Umegaki, Shigeo Tani, Shosaku Yamasaki
-
Publication number: 20100124416Abstract: In a transmission apparatus, unlike in the conventional transmission apparatus, a protection switch is not arranged on the signal path, but a TSI having only the basic function performs the function of the protection switch as a substitute, a processing unit to perform the switching function at a low rate is artificially constructed on a TSI, the switch process of SONET protection type is artificially executed by the TSI, and a signal for controlling the TSI function is further controlled thereby to realize the protection switch function. The logic of switching at the main signal rate in addition to the conventional TSI function is deleted.Type: ApplicationFiled: January 21, 2010Publication date: May 20, 2010Applicant: FUJITSU LIMITEDInventors: Mitsuhiro Kawaguchi, Shosaku Yamasaki, Shigeo Tani, Hideki Matsui
-
Patent number: 7545831Abstract: A transmission device performing prescribed processing on signals of a plurality of channels and transmitting the signals of the plurality of channels. The device includes a first storage unit for storing, in different memory cells for each channel, first control data in which one or more types of control data elements for each channel are configured as at least one word data; a first data structure conversion unit for selecting control data elements of the same type from the first control data of the plurality of channels stored in the first storage unit, and converting the structure of the first control data such that the control data elements of the same type are configured as one word data; and a data generation unit for processing, in word units, the first control data after conversion by the first data structure conversion unit, and generating second control data necessary for the prescribed processing.Type: GrantFiled: March 14, 2002Date of Patent: June 9, 2009Assignee: Fujitsu LimitedInventors: Takeshi Toyoyama, Masao Nakano, Shosaku Yamasaki, Shigehisa Sakahara
-
Publication number: 20080304508Abstract: There is provided a time slot interchanger for processing channel setting data functioning as control data for interchanging time slots of multiplexed transmission data. In the time slot interchanger, processing of the channel setting data based on alarm data is performed in accordance with a preset first transmission capacity, and with respect to the channel setting data in accordance with a preset second transmission capacity, processing of the channel setting data in accordance with the first transmission capacity is dispersedly performed in a time series manner.Type: ApplicationFiled: June 3, 2008Publication date: December 11, 2008Applicant: FUJITSU LIMITEDInventors: Mitsuhiro Kawaguchi, Shosaku Yamasaki, Shigeo Tani, Hideki Matsui
-
Patent number: 7443843Abstract: An apparatus has a cross connection circuit, first switching sections located on the input side of the cross connection circuit to switch a presently-used transmission path and a reserve transmission path, and second switching sections located on the output side of the cross connection circuit to switch the presently-used transmission path and the reserve transmission path and comprises slot sections, first selecting section selectively connecting any one of the slot sections to the input side of the first switching section, second selecting section connecting the output side of the first switching section to the input side of the cross connection circuit, third selecting section selectively connecting the output side of the cross connection circuit to the input side of any of the second switching sections, and fourth selecting section connecting the output side of the second switching section to any one of the slot sections.Type: GrantFiled: April 6, 2005Date of Patent: October 28, 2008Assignee: Fujitsu LimitedInventors: Hiroyuki Matsuo, Mitsuhiro Kawaguchi, Shosaku Yamasaki, Takashi Umegaki, Koji Komatsu, Yoshimasa Itsuki
-
Patent number: 7391240Abstract: A clock anomaly detection circuit includes: a dividing unit configured to output a divided target clock by dividing frequency of a target clock; a first time width measurement unit configured to obtain values of the divided target clock using rising edges of a monitoring clock that is synchronized with the target clock, and to measure an H level time with and an L level time width; a second time width measurement unit configured to obtain values of the divided target clock using falling edges of the monitoring clock, and to measure an H level time with and an L level time width; and an anomaly determination unit configured to determine that the target clock is abnormal when an anomaly is detected in the H level time width or the L level time width measured in the first time width measurement unit and when an anomaly is detected in the H level time width or the L level time width measured in the second time width measurement unit.Type: GrantFiled: August 14, 2006Date of Patent: June 24, 2008Assignee: Fujitsu LimitedInventor: Shosaku Yamasaki
-
Publication number: 20070262824Abstract: A clock anomaly detection circuit includes: a dividing unit configured to output a divided target clock by dividing frequency of a target clock; a first time width measurement unit configured to obtain values of the divided target clock using rising edges of a monitoring clock that is synchronized with the target clock, and to measure an H level time with and an L level time width; a second time width measurement unit configured to obtain values of the divided target clock using falling edges of the monitoring clock, and to measure an H level time with and an L level time width; and an anomaly determination unit configured to determine that the target clock is abnormal when an anomaly is detected in the H level time width or the L level time width measured in the first time width measurement unit and when an anomaly is detected in the H level time width or the L level time width measured in the second time width measurement unit.Type: ApplicationFiled: August 14, 2006Publication date: November 15, 2007Applicant: FUJITSU LIMITEDInventor: Shosaku Yamasaki
-
Patent number: 7145920Abstract: In an SDH transmission apparatus, an intra-apparatus reference frame timing produced by a main signal processing unit (3A/3B) which accommodates a plurality of interface units (2) is distributed to the interface units (2) by a frame timing production section (32-9) to suppress displacements of the frame top positions of the main signals from the IF boards to the minimum, whereby frame timing re-clocking of the main signals is performed with the least necessary memory capacity without using a pointer processing technique so that, even if the number of channels to be processed increases, the apparatus scale can be suppressed to the minimum.Type: GrantFiled: October 31, 2001Date of Patent: December 5, 2006Assignee: Fujitsu LimitedInventors: Toshiaki Kinoshita, Shosaku Yamasaki
-
Publication number: 20050195864Abstract: An apparatus has a cross connection circuit, first switching sections located on the input side of the cross connection circuit to switch a presently-used transmission path and a reserve transmission path, and second switching sections located on the output side of the cross connection circuit to switch the presently-used transmission path and the reserve transmission path and comprises slot sections, first selecting section selectively connecting any one of the slot sections to the input side of the first switching section, second selecting section connecting the output side of the first switching section to the input side of the cross connection circuit, third selecting section selectively connecting the output side of the cross connection circuit to the input side of any of the second switching sections, and fourth selecting section connecting the output side of the second switching section to any one of the slot sections.Type: ApplicationFiled: April 6, 2005Publication date: September 8, 2005Inventors: Hiroyuki Matsuo, Mitsuhiro Kawaguchi, Shosaku Yamasaki, Takashi Umegaki, Koji Komatsu, Yoshimasa Itsuki
-
Publication number: 20030126285Abstract: The present invention provides a transmission device performing prescribed processing on signals of a plurality of channels and transmitting the signals of the plurality of channels, comprising: a first storage unit for storing, in different memory cells for each channel, first control data in which one or more types of control data elements for each channel are configured as at least one word data; a first data structure conversion unit for selecting control data elements of the same type from said first control data of the plurality of channels stored in said first storage unit, and converting the structure of said first control data such that the control data elements of the same type are configured as one word data; and a data generation unit for processing, in word units, said first control data after conversion by said first data structure conversion unit, and generating second control data necessary for said prescribed processing.Type: ApplicationFiled: March 14, 2002Publication date: July 3, 2003Inventors: Takeshi Toyoyama, Masao Nakano, Shosaku Yamasaki, Shigehisa Sakahara
-
Publication number: 20020064184Abstract: In an SDH transmission apparatus, an intra-apparatus reference frame timing produced by a main signal processing unit (3A/3B) which accommodates a plurality of interface units (2) is distributed to the interface units (2) by a frame timing production section (32-9) to suppress displacements of the frame top positions of the main signals from the IF boards to the minimum, whereby frame timing re-clocking of the main signals is performed with the least necessary memory capacity without using a pointer processing technique so that, even if the number of channels to be processed increases, the apparatus scale can be suppressed to the minimum.Type: ApplicationFiled: October 31, 2001Publication date: May 30, 2002Inventors: Toshiaki Kinoshita, Shosaku Yamasaki
-
Patent number: 5909175Abstract: A connection switching circuit is disposed in each node of a ring system in which a first ring and a second ring are provided with two communication lines which allow data to flow in a different direction respectively and is connected with a currently used passage and preliminary passage. The connection switching circuit comprises an alarm correction reading part for generating a control signal, an alarm monitor part for outputting respective alarm detection signals, a currently used/and preliminary alarm recognition part, and a switching control signal generation part for generating a control signal for selecting a passage, wherein either the currently used passage or the preliminary passage is selected by monitoring the alarm of the data which flows on the currently used passage or the preliminary passage to connect the first ring and the second ring with each other.Type: GrantFiled: December 11, 1997Date of Patent: June 1, 1999Assignee: Fujitsu LimitedInventors: Shosaku Yamasaki, Atsuki Taniguchi, Kazuo Takatsu