Patents by Inventor Shunichi Kubo
Shunichi Kubo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10715152Abstract: A PLL circuit of one embodiment has a structure for preferably setting the FV characteristic of an LC-VCO. The PLL circuit includes a voltage controlled oscillator, a phase comparator, a charge pump, a loop filter, and an FV characteristic adjustment unit setting the FV characteristic. The voltage controlled oscillator has an FV characteristic indicating the relationship between a control signal and a frequency and outputs an oscillation signal having a frequency corresponding to the control signal based on the FV characteristic. The phase comparator detects a phase difference between an input signal and the control signal. The charge pump outputs a corrected voltage value changed according to the phase difference. The loop filter outputs a control voltage value changed in response to corrected voltage value variations. The FV characteristic adjustment unit generates an FV characteristic control signal by a mean corrected voltage value.Type: GrantFiled: May 22, 2019Date of Patent: July 14, 2020Assignee: THINE ELECTRONICS, INC.Inventors: Shunichi Kubo, Yusuke Fujita
-
Publication number: 20200145182Abstract: One embodiment relates to a transmitting device, a receiving device, and the like for preventing increases in the number of communication links, power consumption, and circuit layout area. The transmitting device includes a high-speed signal generator, a low-speed signal generator, and a signal superimposing unit. The high-speed signal generator generates a high-speed signal having a limited frequency band. The low-speed signal generator generates a low-speed signal having a frequency lower than the frequency band of the high-speed signal. The signal superimposing unit outputs a superimposed signal of the high-speed signal and the low-speed signal. The receiving device includes a signal separator and a recovery unit. The signal separator separates the received signal into the high-speed signal and the low-speed signal. The recovery unit performs frequency tracking based on the separated low-speed signal and performs phase tracking based on the separated high-speed signal.Type: ApplicationFiled: October 31, 2019Publication date: May 7, 2020Applicant: THINE ELECTRONICS, INC.Inventors: Shunichi Kubo, Satoshi Miura, Takayuki Suzuki
-
Patent number: 10623005Abstract: A PLL circuit includes a phase comparator, a charge pump 20, a loop filter 30, a voltage controlled oscillator 40, a frequency divider, and a phase compensator 70. The loop filter 30 includes a resistor 31, a first capacitance element 32, and a second capacitance element 33. The phase compensator 70 is provided in parallel to the charge pump 20 and adds a differentiation term to an open-loop transfer function. The phase compensator 70 includes a buffer 71 receiving a phase difference signal output from the phase comparator and a third capacitance element 72 provided between an output terminal of the buffer 71 and an input terminal of the loop filter 30.Type: GrantFiled: March 4, 2019Date of Patent: April 14, 2020Assignee: THINE ELECTRONICS, INC.Inventors: Shunichi Kubo, Mitsutoshi Sugawara, Satoshi Miura, Akihiro Moto
-
Publication number: 20200099383Abstract: A PLL frequency synthesizer includes a voltage controlled oscillator that outputs an oscillation signal having a frequency corresponding to a control voltage value, a phase comparison unit that outputs a phase difference signal representing a phase difference between a feedback oscillation signal and a reference oscillation signal, a charge pump that outputs a charge and discharge current according to the phase difference, a loop filter that outputs the control voltage value, which is increased or decreased according to a charge and discharge amount of a capacitive element, to the voltage controlled oscillator, a detection unit that detects a change rate of the control voltage value, and a control unit that adjusts the charge and discharge current, a characteristic of the loop filter, or a characteristic of the voltage controlled oscillator based on a detection result of the detection unit.Type: ApplicationFiled: May 24, 2017Publication date: March 26, 2020Applicant: THINE ELCTRONICS, INC.Inventor: Shunichi KUBO
-
Publication number: 20200099111Abstract: In a battery monitoring system including a plurality of battery modules each including one or more cells, the battery modules are connected in series to each other. The battery monitoring system monitors the state of each cell based on the voltage value of the cell and the current value of the battery modules. A current detection unit detects the current value. Each voltage detection unit is associated with the corresponding one of the battery modules and detects the voltage value. Each slave unit is associated with the corresponding one of the battery modules, and wirelessly transmits information including synchronous current and voltage values detected by the current detection unit and the voltage detection unit. A master unit receives the information transmitted from the slave units. A central monitoring unit receives the information received by the master unit.Type: ApplicationFiled: September 20, 2019Publication date: March 26, 2020Applicant: DENSO CORPORATIONInventors: Tatsuhiro NUMATA, Shunichi KUBO
-
Patent number: 10574228Abstract: The signal multiplexer 1 inputs two selection signals CLK<1>, CLK<2> that sequentially reach significant levels, inputs two input signals IN<1>, IN<2>, and outputs, from an output terminal 14, a signal OUT that depends on an m-th input signal IN<m> of the two input signals when an m-th selection signal CLK<m> of the two selection signals is at the significant level. The signal multiplexer 1 includes a resistance unit 20 and two drive units 301, 302. Each of the drive units 30m includes a driving switch 31m, a selecting switch 32m, and a potential stabilizing switch 33m. When one of the selecting switch 32m and the potential stabilizing switch 33m in each of the drive units 30m is in a closed state, the other is in an open state.Type: GrantFiled: November 14, 2014Date of Patent: February 25, 2020Assignee: THINE ELECTRONICS, INC.Inventors: Yusuke Fujita, Satoshi Miura, Shunichi Kubo
-
Publication number: 20200033412Abstract: A connection part which connects a terminal part and a processing part include an equalization resistor that is inserted into each main line and a 0-? resistor that is a short circuit line for short circuiting a main line of a first terminal and a main line of a second terminal. In the terminal part, the second terminal s unused, and a battery cell adjacent to a high-potential side of a stack bar is connected between the first terminal and a third terminal.Type: ApplicationFiled: July 26, 2019Publication date: January 30, 2020Applicant: DENSO CORPORATIONInventors: Masahiko ITO, Shunichi KUBO, Hayato MIZOGUCHI
-
Publication number: 20200036328Abstract: Provided is a voltage-controlled oscillator capable of suppressing performance deterioration due to a leak current of a variable capacitive element. Each of the first capacitive circuit and the second capacitive circuit includes a variable capacitive element, a capacitive element, a detection circuit, and a compensation circuit. The variable capacitive element is provided between nodes. A capacitance value of variable capacitive element depends on a voltage value between the nodes. The detection circuit applies a bias voltage value to the second node, and detects an amount of leak current flowing through the variable capacitive element. The compensation circuit causes a current for compensating for the leak current of the variable capacitive element to flow through the first node on the basis of a detection result of the detection circuit.Type: ApplicationFiled: July 24, 2019Publication date: January 30, 2020Applicant: THINE ELECTRONICS, INC.Inventor: Shunichi KUBO
-
Patent number: 10504860Abstract: A semiconductor device includes a first circuit 1 and a second circuit 2 that are connected in series, a first terminal T1 that applies a first potential to a first power supply line DL1 of the first circuit 1, a second terminal T2 that applies a second potential to a second power supply line DL2 of the second circuit 2, a third terminal T3 that is connected to a signal transfer line of the first circuit 1, and a protection circuit that is connected to the third terminal T3, and discharges a current from the third terminal T3 to a fourth terminal T4 when a potential of the third terminal T3 becomes higher than a first threshold value. The first power supply line DL1 and the second power supply line DL2 are separated, and the fourth terminal T4 is not directly connected to the first power supply line DL1 and is electrically connected to a lead.Type: GrantFiled: June 12, 2015Date of Patent: December 10, 2019Assignee: THINE ELECTRONICS, INC.Inventors: Shunichi Kubo, Yoshinobu Oshima, Masaki Mitarai
-
Publication number: 20190363722Abstract: A PLL circuit of one embodiment has a structure for preferably setting the FV characteristic of an LC-VCO. The PLL circuit includes a voltage controlled oscillator, a phase comparator, a charge pump, a loop filter, and an FV characteristic adjustment unit setting the FV characteristic. The voltage controlled oscillator has an FV characteristic indicating the relationship between a control signal and a frequency and outputs an oscillation signal having a frequency corresponding to the control signal based on the FV characteristic. The phase comparator detects a phase difference between an input signal and the control signal. The charge pump outputs a corrected voltage value changed according to the phase difference. The loop filter outputs a control voltage value changed in response to corrected voltage value variations. The FV characteristic adjustment unit generates an FV characteristic control signal by a mean corrected voltage value.Type: ApplicationFiled: May 22, 2019Publication date: November 28, 2019Applicant: THINE ELECTRONICS, INC.Inventors: Shunichi KUBO, Yusuke FUJITA
-
Patent number: 10490865Abstract: An abnormality determination apparatus is applied to a battery pack including blocks composed of battery cells connected in series, and a connecting member that connect blocks to one another in series. In the blocks and the connecting member, a first detection circuit detects a voltage of a first series circuit including the connecting member. A closed-circuit forming unit forms a closed circuit so as to allow a current to flow to the connecting member. The closed circuit includes the connecting member, at least one of the battery cells, and a diode connected in parallel to connecting member. When a charge-discharge current is not flowing to the battery pack, a first abnormality determining unit determines whether or not an open abnormality has occurred in the connecting member, based on a detection value from the first detection circuit in a state in which the closed-circuit forming unit is forming the closed circuit.Type: GrantFiled: October 21, 2016Date of Patent: November 26, 2019Assignee: DENSO CORPORATIONInventor: Shunichi Kubo
-
Publication number: 20190273501Abstract: A PLL circuit includes a phase comparator, a charge pump 20, a loop filter 30, a voltage controlled oscillator 40, a frequency divider, and a phase compensator 70. The loop filter 30 includes a resistor 31, a first capacitance element 32, and a second capacitance element 33. The phase compensator 70 is provided in parallel to the charge pump 20 and adds a differentiation term to an open-loop transfer function. The phase compensator 70 includes a buffer 71 receiving a phase difference signal output from the phase comparator and a third capacitance element 72 provided between an output terminal of the buffer 71 and an input terminal of the loop filter 30.Type: ApplicationFiled: March 4, 2019Publication date: September 5, 2019Applicant: THINE ELECTRONICS, INC.Inventors: Shunichi KUBO, Mitsutoshi SUGAWARA, Satoshi MIURA, Akihiro MOTO
-
Patent number: 10333507Abstract: A serializer device (1) includes a first latch unit (11), a second latch unit (12), a conversion unit (13), a frequency division unit (14), a load signal generation unit (15), a phase difference detection unit (16), and a reset instruction unit (17), and has a simple configuration and can reduce a bit error rate at an early stage. The phase difference detection unit (16) detects a phase difference between a first clock (CLK1) applied to the first latch unit (11) and a third clock (CLK3) applied to the second latch unit (12). The reset instruction unit (17) outputs a reset instruction signal (RSTn) to the frequency division unit (14) when the phase difference is not within a target range.Type: GrantFiled: January 6, 2017Date of Patent: June 25, 2019Assignee: THINE ELECTRONICS, INC.Inventors: Yusuke Fujita, Shunichi Kubo, Yoshinobu Oshima
-
Patent number: 10148418Abstract: A receiving device 20 includes a voltage controlled oscillator 22, a sampling unit 23, a control voltage generating unit 24, an error detecting unit 25, and a control voltage holding unit 26. The control voltage holding unit 26 holds a value of a control voltage Vc output from the control voltage generating unit 24. When the error detecting unit 25 detects an error of a digital signal, a control voltage held before error detection is provided to the voltage controlled oscillator 22.Type: GrantFiled: March 11, 2015Date of Patent: December 4, 2018Assignee: THINE ELECTRONICS, INC.Inventors: Yusuke Fujita, Satoshi Miura, Shunichi Kubo
-
Publication number: 20180302076Abstract: A serializer device (1) includes a first latch unit (11), a second latch unit (12), a conversion unit (13), a frequency division unit (14), a load signal generation unit (15), a phase difference detection unit (16), and a reset instruction unit (17), and has a simple configuration and can reduce a bit error rate at an early stage. The phase difference detection unit (16) detects a phase difference between a first clock (CLK1) applied to the first latch unit (11) and a third clock (CLK3) applied to the second latch unit (12). The reset instruction unit (17) outputs a reset instruction signal (RSTn) to the frequency division unit (14) when the phase difference is not within a target range.Type: ApplicationFiled: January 6, 2017Publication date: October 18, 2018Applicant: THINE ELECTRONICS, INC.Inventors: Yusuke FUJITA, Shunichi KUBO, Yoshinobu OSHIMA
-
Publication number: 20170133331Abstract: A semiconductor device includes a first circuit 1 and a second circuit 2 that are connected in series, a first terminal T1 that applies a first potential to a first power supply line DL1 of the first circuit 1, a second terminal T2 that applies a second potential to a second power supply line DL2 of the second circuit 2, a third terminal T3 that is connected to a signal transfer line of the first circuit 1, and a protection circuit that is connected to the third terminal T3, and discharges a current from the third terminal T3 to a fourth terminal T4 when a potential of the third terminal T3 becomes higher than a first threshold value. The first power supply line DL1 and the second power supply line DL2 are separated, and the fourth terminal T4 is not directly connected to the first power supply line DL1 and is electrically connected to a lead.Type: ApplicationFiled: June 12, 2015Publication date: May 11, 2017Applicant: THINE ELECTRONICS, INC.Inventors: Shunichi KUBO, Yoshinobu OSHIMA, Masaki MITARAI
-
Publication number: 20170117596Abstract: An abnormality determination apparatus is applied to a battery pack including blocks composed of battery cells connected in series, and a connecting member that connect blocks to one another in series. In the blocks and the connecting member, a first detection circuit detects a voltage of a first series circuit including the connecting member. A closed-circuit forming unit forms a closed circuit so as to allow a current to flow to the connecting member. The closed circuit includes the connecting member, at least one of the battery cells, and a diode connected in parallel to connecting member. When a charge-discharge current is not flowing to the battery pack, a first abnormality determining unit determines whether or not an open abnormality has occurred in the connecting member, based on a detection value from the first detection circuit in a state in which the closed-circuit forming unit is forming the closed circuit.Type: ApplicationFiled: October 21, 2016Publication date: April 27, 2017Applicant: DENSO CORPORATIONInventor: Shunichi KUBO
-
Publication number: 20170118010Abstract: A receiving device 20 includes a voltage controlled oscillator 22, a sampling unit 23, a control voltage generating unit 24, an error detecting unit 25, and a control voltage holding unit 26. The control voltage holding unit 26 holds a value of a control voltage Vc output from the control voltage generating unit 24. When the error detecting unit 25 detects an error of a digital signal, a control voltage held before error detection is provided to the voltage controlled oscillator 22.Type: ApplicationFiled: March 11, 2015Publication date: April 27, 2017Applicant: THINE ELECTRONICS, INC.Inventors: Yusuke FUJITA, Satoshi MIURA, Shunichi KUBO
-
Publication number: 20160308522Abstract: The signal multiplexer 1 inputs two selection signals CLK<1>, CLK<2> that sequentially reach significant levels, inputs two input signals IN<1>, IN<2>, and outputs, from an output terminal 14, a signal OUT that depends on an m-th input signal IN<m> of the two input signals when an m-th selection signal CLK<m> of the two selection signals is at the significant level. The signal multiplexer 1 includes a resistance unit 20 and two drive units 301, 302. Each of the drive units 30m includes a driving switch 31m, a selecting switch 32m, and a potential stabilizing switch 33m. When one of the selecting switch 32m and the potential stabilizing switch 33m in each of the drive units 30m is in a closed state, the other is in an open state.Type: ApplicationFiled: November 14, 2014Publication date: October 20, 2016Applicant: THINE ELECTRONICS, INC.Inventors: Yusuke FUJITA, Satoshi MIURA, Shunichi KUBO
-
Patent number: 9166770Abstract: A clock data recovery device 1 generates a recovered clock Recovered Clock and recovered data Recovered Data based on an input signal Data In, and includes a signal selector 10, a phase delay unit 20, a time measurement unit 30, a phase selector 40, an edge detector 50, a polarity detector 60, a logic inverter 70, and a data output unit 80. The signal selector 10, the phase delay unit 20, the time measurement unit 30, and the phase selector 40 constitute a clock-generation device 1A. The phase delay unit 20 includes a plurality of cascaded delay elements 211 to 21P. The phase selector 40 selects a signal output from the delay element in a position corresponding to a unit interval time among the delay elements 211 to 21P, and outputs the signal as a feedback clock Feedback Clock.Type: GrantFiled: August 6, 2013Date of Patent: October 20, 2015Assignee: THINE ELECTRONICS, INC.Inventors: Kunihiro Asada, Tetsuya Iizuka, Satoshi Miura, Yohei Ishizone, Yoshimichi Murakami, Shunichi Kubo, Shuhei Yamamoto