Patents by Inventor Shunichi Kuromaru
Shunichi Kuromaru has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150091831Abstract: The display device including a touch panel comprises a display unit having a screen that displays information according to a touch operation, and a controller that detects a plurality of contact positions on the screen according to the touch operation and controls the display unit to display first selection information at a position spaced from the plurality of contact positions by a predetermined distance. When at least one contact position of the plurality of contact positions is moved in the screen, the display unit moves and displays the first selection information on the screen to and at a position spaced from the moved contact position by the predetermined distance. The display device with a touch panel is easy for a user to operate by touching.Type: ApplicationFiled: September 24, 2014Publication date: April 2, 2015Inventors: Kiyoshi NAKANISHI, Shunichi KUROMARU, Tomoo KIMURA, Hiromichi NISHIYAMA
-
Patent number: 8074139Abstract: A request change unit outputs a command as a request under control of a judgment control unit. A response condition determination unit determines a condition that is to be matched by a correct response which is to be returned from the other device-in-communication in reply to the command if the other device-in-communication operates in conformity with a protocol. A check unit checks a response received from the other device-in-communication in reply to the command, against the condition. If the received response does not match the condition but is correctable to match the condition as a result of the check, a response correction unit corrects the received response to match the condition under control of the judgment control unit.Type: GrantFiled: June 26, 2007Date of Patent: December 6, 2011Assignees: Panasonic Corporation, The University of TokyoInventors: Tadanori Tezuka, Tsutomu Sekibe, Shunichi Kuromaru, Junji Michiyama, Hiroshi Nakamura, Masaaki Kondo, Takashi Nanya, Masashi Imai, Nassu Tomoyuki Bogdan
-
Patent number: 7676527Abstract: The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register.Type: GrantFiled: November 29, 2004Date of Patent: March 9, 2010Assignee: Panasonic CorporationInventors: Shunichi Kuromaru, Koji Okamoto, Junji Michiyama
-
Publication number: 20080126906Abstract: A request change unit outputs a command as a request under control of a judgment control unit. A response condition determination unit determines a condition that is to be matched by a correct response which is to be returned from the other device-in-communication in reply to the command if the other device-in-communication operates in conformity with a protocol. A check unit checks a response received from the other device-in-communication in reply to the command, against the condition. If the received response does not match the condition but is correctable to match the condition as a result of the check, a response correction unit corrects the received response to match the condition under control of the judgment control unit.Type: ApplicationFiled: June 26, 2007Publication date: May 29, 2008Inventors: Tadanori Tezuka, Tsutomu Sekibe, Shunichi Kuromaru, Junji Michiyama, Hiroshi Nakamura, Masaaki Kondo, Takashi Nanya, Masashi Imai, Nassu Tomoyuki Bogdan
-
Patent number: 7062633Abstract: It is decided whether a first source data from the memory 101 is a data which is to be subjected to arithmetic or not by a state flag detection means 150, the result of the decision is retained as a state flag, and it is decided by a condition decision means 109 whether or not the state flag satisfies a condition for performing the arithmetic. A control means 110 controls whether an ALU 100 should perform the arithmetic or not on the basis of the condition satisfaction/dissatisfaction information.Type: GrantFiled: December 15, 1999Date of Patent: June 13, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mana Hamada, Shunichi Kuromaru, Tomonori Yonezawa, Tsuyoshi Nakamura
-
Patent number: 7038737Abstract: The image processing apparatus according to the present invention comprises: DMA control means 112 having image input/output processing means 100, an external memory 111, DMA setting holding means 113, address generating means 114, DRAM control means 115, DMA request generating means 119, and DMA request adjusting means 120; a processor 116 including encoding/decoding processing means 117; and a DMA bus 118 as shown in FIG. 1. In the image processing apparatus so constructed, a transfer data group which can be previously subjected to DMA scheduling is divided into burst transfer units, and the DMA request generating means periodically issues the DMA request in the burst transfer units and performs DMA of the transfer data which cannot be subjected to the DMA scheduling during the period that the DMA of the transfer data is not performed, thereby avoiding concentration of specific DMA.Type: GrantFiled: November 25, 1999Date of Patent: May 2, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasuo Kohashi, Toshihiro Moriiwa, Masayoshi Tojima, Shunichi Kuromaru, Masahiro Oohashi
-
Patent number: 6901419Abstract: The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register.Type: GrantFiled: February 14, 2003Date of Patent: May 31, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shunichi Kuromaru, Koji Okamoto, Junji Michiyama
-
Publication number: 20050108307Abstract: The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register.Type: ApplicationFiled: November 29, 2004Publication date: May 19, 2005Inventors: Shunichi Kuromaru, Koji Okamoto, Junji Michiyama
-
Patent number: 6882688Abstract: A deblocking filter arithmetic apparatus and a deblocking filter arithmetic method employed for removing block noises generated at decoding image data which have been subjected to the encoding process. Successive pixel data are input to eight arithmetic blocks (101˜108) every two data, a filtering processing arithmetic for removal of the block noises is carried out in parallel so as to conclude the filtering processing arithmetic in a unit of the combination of two arithmetic blocks in an order successively, thereby the pixel data obtained by performing the filtering processing are output by a pipeline system in a unit of the combination of the arithmetic blocks from an output selection circuit (8).Type: GrantFiled: December 10, 1999Date of Patent: April 19, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahiro Oohashi, Shunichi Kuromaru, Tsuyoshi Nakamura, Hiroki Ootsuki
-
Patent number: 6791625Abstract: Apparatus and method for data transmission while performing encoding processing on a non-limited moving vector mode, which avoids an increase in required memory capacity and a reduction in processing load, the apparatus comprising a two dimensional address generating unit for generating an access address of an external memory and an address control unit for administrating the horizontal position and the vertical position of the extended logical space and generating an operation authorizing signal for the two dimensional address generating unit, and the two dimensional address generating unit and the address control unit are operated in relation to each other so that an access address to outside the effective video data region is controlled to be an address of a pixel data at the periphery of the effective video data region, thereby reducing the extended region in the external memory.Type: GrantFiled: July 12, 2001Date of Patent: September 14, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasuo Kohashi, Toshihiro Moriiwa, Shunichi Kuromaru, Hiromasa Nakajima, Tomonori Yonezawa, Miki Arita
-
Patent number: 6690378Abstract: An object of the present invention is to provide an image processing apparatus in which a delay from start of image data input to start of coding is small, the capacity of a temporary storage device used for temporarily storing the image data to be coded is small, and the possibility of discarding the image data is low even when coding is delayed and, therefore, the image quality is hardly degraded. Since this apparatus is provided with a flag generator for generating control information according to the processing status, input/output of the image data in/from the temporary storage device is performed for each unit amount, and storage and coding of the image data are executed according to the control information.Type: GrantFiled: March 14, 2000Date of Patent: February 10, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasuo Kohashi, Shunichi Kuromaru, Masayoshi Tojima, Hitoshi Fujimoto
-
Patent number: 6671708Abstract: An image processing apparatus according to the present invention comprises a general arithmetic circuit 101 comprising a program control circuit 103, a first address generator 104, a first data memory 105, a first pipeline operation circuit 106, a second address generator 113, a second data memory 114 and a second pipeline operation circuit 112, and a dedicated arithmetic circuit 102 comprising a control circuit 115, a first dedicated pipeline operation circuit 107, a second dedicated pipeline operation circuit 108, . . . , an N-th dedicated pipeline operation circuit 110, as shown in FIG. 1. The arithmetic unit having the above-described structure, for example, can realize an arithmetic unit which can be applied to various applications. Further, considering the age of IP (Intellectual Property) which will come in the future, the arithmetic unit can exhibit the flexibility toward the applications.Type: GrantFiled: August 31, 2000Date of Patent: December 30, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shunichi Kuromaru, Mana Hamada, Tomonori Yonezawa, Masatoshi Matsuo, Tsuyoshi Nakamura, Masahiro Oohashi
-
Patent number: 6668087Abstract: A filter operation apparatus according to the present invention involves a vertical and horizontal half-pixel motion compensation and vertical and horizontal intra-loop filtering means 100 comprising a first pixel delay means 200, a second pixel delay means 201, a multiplication means 202, a left shift means 203, a first selection means 204, an addition means 205, a second selection means 206, a selection control signal generation means 207, a third pixel delay means 208, a right shift means 209, and a shift amount control means 210. The so-constructed operation apparatus can share an operation unit in a horizontal processing apparatus and a vertical processing apparatus in the processing of half-pixel motion compensation and intra-loop filtering for input pixel data, thereby reducing the scale of hardware.Type: GrantFiled: September 21, 2000Date of Patent: December 23, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tsuyoshi Nakamura, Masahiro Oohashi, Shunichi Kuromaru
-
Patent number: 6662288Abstract: A high-function address generating apparatus is realized which generates a memory address that can access a multidimensional area without running over a memory area specified by a user. Continuous addressing domain which is determined by a top address and a final address is set by an addressing domain setting means 101, an address is generated by a two-dimensional address generating means 106, the address in a two-dimensional area is compared with the final address and the top address by a first and a second comparing means 108 and 109, respectively, whether it runs over the addressing domain or not is judged by an address correction means 112, and an address running over is corrected so as to not run over.Type: GrantFiled: June 27, 2001Date of Patent: December 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mana Hamada, Shunichi Kuromaru, Tomonori Yonezawa
-
Publication number: 20030126167Abstract: The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register.Type: ApplicationFiled: February 14, 2003Publication date: July 3, 2003Inventors: Shunichi Kuromaru, Koji Okamoto, Junji Michiyama
-
Patent number: 6535899Abstract: The present invention provides an arithmetic unit comprising an input register for storing externally input digital data as a P-bit digital data, an output register for storing a Q-bit digital data, and an output bit selecting means. The output bit selecting means is operable to receive the P-bit digital data which is output from the input register as a first input data, and the Q-bit digital data which is output from the output register as a second input data. The output big selecting means is further operable to select bits, values of which bits are to be output, among bits of the first input data and bits of the second input data, in accordance with a control data which is input from outside. The output bit selecting means is still further operable to output Q-bit digital data comprising the values of the selected bits to the output register.Type: GrantFiled: February 16, 2000Date of Patent: March 18, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shunichi Kuromaru, Koji Okamoto, Junji Michiyama