Abstract: Systems and method are directed to reducing power consumption and/or improving performance of a processing system comprising a processor subsystem and a memory subsystem. A variable length column command is used in place of a plurality of column commands directed to a same page of a memory bank of the memory subsystem. The variable length column command is provided to the memory subsystem based on a detection of a plurality of accesses directed to the same page.