Patents by Inventor Shyi-Yuan Wu
Shyi-Yuan Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11742422Abstract: A semiconductor device includes: a substrate; a source region and a drain region located in the substrate; a gate structure located in the substrate between the source region and the drain region; an insulating layer located between the gate structure and the drain region; a plurality of field plates located on the insulating layer, wherein the field plate closest to the gate structure is electrically connected to the source region; a first well region located in the substrate; a body contact region located in the first well region, wherein the body contact region is electrically connected to the source region and the field plate closest to the gate structure; and a first doped drift region located in the substrate, wherein the gate structure is located between the first well region and the first doped drift region, and the drain region is located in the first doped drift region.Type: GrantFiled: September 13, 2021Date of Patent: August 29, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shuo-Lun Tu, Shyi-Yuan Wu
-
Publication number: 20230081508Abstract: A semiconductor device includes: a substrate; a source region and a drain region located in the substrate; a gate structure located in the substrate between the source region and the drain region; an insulating layer located between the gate structure and the drain region; a plurality of field plates located on the insulating layer, wherein the field plate closest to the gate structure is electrically connected to the source region; a first well region located in the substrate; a body contact region located in the first well region, wherein the body contact region is electrically connected to the source region and the field plate closest to the gate structure; and a first doped drift region located in the substrate, wherein the gate structure is located between the first well region and the first doped drift region, and the drain region is located in the first doped drift region.Type: ApplicationFiled: September 13, 2021Publication date: March 16, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Shuo-Lun Tu, Shyi-Yuan Wu
-
Patent number: 10121889Abstract: A high voltage semiconductor device including a P type substrate, a high voltage N type well, a first P type well, a drift region, and a P type doping layer is provided. The high voltage N type well and the P type doping layer, which is formed in a region located below the first P type well and the drift region, are formed in the P type substrate. The first P type well is formed in the high voltage N type well. A bottom of the first P type well and a bottom of the P type doping layer are separated from a surface of the P type substrate by a first depth and a second depth larger than the first depth, respectively. The drift region is formed in the high voltage N type well and extending down from the surface of the P type substrate.Type: GrantFiled: August 29, 2014Date of Patent: November 6, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shyi-Yuan Wu
-
Patent number: 9773784Abstract: A semiconductor structure and a method for manufacturing the same are provided. The semiconductor structure comprises a substrate, a device region, a first doped region and a gate structure. The first doped region is formed in the substrate adjacent to the device region. The gate structure is on the first doped region. The first doped region is overlapped the gate structure.Type: GrantFiled: August 24, 2012Date of Patent: September 26, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chieh-Chih Chen, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9653561Abstract: A semiconductor device is provided having a dual dielectric layer structure defined by a thin dielectric layer adjacent to a thick dielectric layer. More particularly, a high voltage metal oxide semiconductor transistor having a dual gate oxide layer structure comprising a thin gate oxide layer adjacent to a thick oxide/thin oxide layer may be provided. Such structures may be used in extended drain metal oxide semiconductor field effect transmitters, laterally diffused metal oxide field effect transistors, or any high voltage metal oxide semiconductor transistor. Methods of fabricating an extended drain metal oxide semiconductor transistor device are also provided.Type: GrantFiled: May 28, 2013Date of Patent: May 16, 2017Assignee: Macronix International Co., Ltd.Inventors: Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9613952Abstract: A semiconductor device includes high-voltage (HV) and low-voltage (LV) MOS's formed in a substrate. The HV MOS includes a first semiconductor region having a first-type conductivity and a first doping level, a second semiconductor region having the first-type conductivity and a second doping level lower than the first doping level, a third semiconductor region having a second-type conductivity, and a fourth semiconductor region having the first-type conductivity. The first, second, third, and fourth semiconductor regions are arranged along a first direction, and are drain, drift, channel, and source regions, respectively, of the HV MOS. The LV MOS includes the fourth semiconductor region, a fifth semiconductor region having the second-type conductivity, and a sixth semiconductor region having the first-type conductivity.Type: GrantFiled: July 25, 2014Date of Patent: April 4, 2017Assignee: Macronix International Co., Ltd.Inventors: Hsin-Liang Chen, Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9520492Abstract: A semiconductor device includes a substrate having a first conductivity type, a high-voltage well having a second conductivity type and formed in the substrate, a drift region formed in the high-voltage well, and a buried layer having the first conductivity type formed below the high-voltage well and vertically aligned with the drift region.Type: GrantFiled: February 18, 2015Date of Patent: December 13, 2016Assignee: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Shyi-Yuan Wu, Cheng-Chi Lin
-
Patent number: 9466700Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structure.Type: GrantFiled: December 1, 2015Date of Patent: October 11, 2016Assignee: Macronix International Co., Ltd.Inventors: Jiun-Yan Tsai, Shuo-Lun Tu, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20160240657Abstract: A semiconductor device includes a substrate having a first conductivity type, a high-voltage well having a second conductivity type and formed in the substrate, a drift region formed in the high-voltage well, and a buried layer having the first conductivity type formed below the high-voltage well and vertically aligned with the drift region.Type: ApplicationFiled: February 18, 2015Publication date: August 18, 2016Inventors: Ching-Lin CHAN, Shyi-Yuan WU, Cheng-Chi LIN
-
Patent number: 9418981Abstract: A semiconductor device formed in a substrate, including a first region, a second region formed over the first region, a third region, a fourth region formed over the third region, and a fifth region formed over the first region and contacting the second region. The first, second, and fourth regions have a first-type conductivity, and constitute drain region, drain electrode, and source region of a metal-on-semiconductor (MOS) structure. The second region has a higher doping level than the first region. The third region has a second-type conductivity and constitutes channel and body regions of the MOS structure. The fifth region has the second-type conductivity and constitutes an emitter region of a bipolar junction (BJ) structure. The second and third regions constitute base and collector regions of the BJ structure.Type: GrantFiled: November 4, 2014Date of Patent: August 16, 2016Assignee: Macronix International Co., Ltd.Inventors: Hsin-Liang Chen, Ying-Chieh Tsai, Wing-Chor Chan, Shyi-Yuan Wu
-
Patent number: 9397205Abstract: A semiconductor device includes a substrate, a first doped well disposed in the substrate, a second doped well disposed in the substrate adjacent to a first side of the first doped well, a buffer region disposed in the first doped well adjacent to a second and opposite side of the first doped well, a gate structure disposed above the first side of the first doped well and extending along a first horizontal direction, a first contact region disposed in the buffer region toward the second side of the first doped well, a second contact region disposed in the buffer region adjacent to the first contact region, and a doped region disposed in the buffer region under the first contact region.Type: GrantFiled: July 22, 2015Date of Patent: July 19, 2016Assignee: Macronix International Co., Ltd.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Shyi-Yuan Wu, Jeng Gong
-
Patent number: 9397090Abstract: A semiconductor device includes first metal-on-semiconductor (MOS), second MOS, and bipolar junction (BJ) structures formed in a substrate. The first MOS structure includes first drain, first channel, and first source regions arranged along a first direction. The first MOS structure further includes a drain electrode formed over and conductively coupled to the first drain region, and a body region formed below and conductively coupled to the channel region. The second MOS structure includes second drain, second channel, and second source regions arranged along a second direction different from the first direction. The BJ structure includes emitter, base, and collector regions. The first source region and the second drain region share a first common semiconductor region in the substrate. The drain electrode and the base region share a second common semiconductor region in the substrate. The body region and the collector region share a third common semiconductor region in the substrate.Type: GrantFiled: April 10, 2015Date of Patent: July 19, 2016Assignee: Macronix International Co., Ltd.Inventors: Hsin-Liang Chen, Ying-Chieh Tsai, Wing-Chor Chan, Shyi-Yuan Wu
-
Publication number: 20160148994Abstract: A semiconductor structure is provided. The semiconductor structure comprises: a substrate; a first doping region, a first well and a second doping region formed in the substrate; a plurality of first heavily doped regions formed in the first doping region; a plurality of conductors and a plurality of dielectrics formed on the substrate between the first heavily doped regions; a second heavily doped region formed in the first well; a third heavily doped region and a fourth heavily doped region formed in the second doping region; as well as a first gate electrode and a first gate dielectric. The first doping region, the first well, the second heavily doped region and the fourth heavily doped region have a first type of doping. The second doping region, the first heavily doped regions and the third heavily doped region have a second type of doping.Type: ApplicationFiled: November 20, 2014Publication date: May 26, 2016Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Shyi-Yuan Wu, Jeng Gong
-
Publication number: 20160126237Abstract: A semiconductor device including metal-on-semiconductor (MOS) and bipolar junction (BJ) structures formed in a substrate. The MOS structure includes a first region, a second region formed over the first region, a third region, and a fourth region formed over the third region. The first, second, and fourth regions have a first-type conductivity, being drain region, drain electrode, and source region of the MOS structure. Doping level of the second region is higher than that of the first region. The third region has a second-type conductivity, including channel and body regions of the MOS structure. The channel region is formed between the first and fourth regions. The BJ structure includes a fifth region formed over the first region, contacting the second region, having the second-type conductivity, and being an emitter region of the BJ structure. The second and third regions are base and collector regions of the BJ structure.Type: ApplicationFiled: November 4, 2014Publication date: May 5, 2016Inventors: Hsin-Liang CHEN, Ying-Chieh TSAI, Wing-Chor CHAN, Shyi-Yuan WU
-
Patent number: 9331143Abstract: A semiconductor structure is provided. The semiconductor structure comprises: a substrate; a first doping region, a first well and a second doping region formed in the substrate; a plurality of first heavily doped regions formed in the first doping region; a plurality of conductors and a plurality of dielectrics formed on the substrate between the first heavily doped regions; a second heavily doped region formed in the first well; a third heavily doped region and a fourth heavily doped region formed in the second doping region; as well as a first gate electrode and a first gate dielectric. The first doping region, the first well, the second heavily doped region and the fourth heavily doped region have a first type of doping. The second doping region, the first heavily doped regions and the third heavily doped region have a second type of doping.Type: GrantFiled: November 20, 2014Date of Patent: May 3, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ying-Chieh Tsai, Wing-Chor Chan, Shyi-Yuan Wu, Jeng Gong
-
Patent number: 9312380Abstract: A semiconductor device includes a substrate having a first conductivity type, a high-voltage well having a second conductivity type and disposed in the substrate, a source well having the first conductivity type and disposed in the high-voltage well, a drift region disposed in the high-voltage well and spaced apart from the source well, and a deep implantation region having the first conductivity type and disposed in the high-voltage well between the source well and the drift region.Type: GrantFiled: March 19, 2014Date of Patent: April 12, 2016Assignee: Macronix International Co., Ltd.Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Publication number: 20160087083Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structureType: ApplicationFiled: December 1, 2015Publication date: March 24, 2016Inventors: Jiun-Yan TSAI, Shuo-Lun TU, Shih-Chin LIEN, Shyi-Yuan WU
-
Publication number: 20160064494Abstract: A high voltage semiconductor device including a P type substrate, a high voltage N type well, a first P type well, a drift region, and a P type doping layer is provided. The high voltage N type well and the P type doping layer, which is formed in a region located below the first P type well and the drift region, are formed in the P type substrate. The first P type well is formed in the high voltage N type well. A bottom of the first P type well and a bottom of the P type doping layer are separated from a surface of the P type substrate by a first depth and a second depth larger than the first depth, respectively. The drift region is formed in the high voltage N type well and extending down from the surface of the P type substrate.Type: ApplicationFiled: August 29, 2014Publication date: March 3, 2016Inventors: Ching-Lin Chan, Cheng-Chi Lin, Shyi-Yuan Wu
-
Patent number: 9269806Abstract: A lateral drain metal oxide semiconductor (LDMOS) device includes a well region having a second conductive type in a substrate, a body region having a first conductive type in the well region, a drift region having the second conductive type in the well region and spaced apart from the body region, a source region having the second conductive type in the body region, a drain region having the second conductive type in the drift region, a gate structure on the well region between the source region and the drain region, a shallow trench isolation (STI) structure in the drift region between the drain region and the source region, and a buried layer having the first conductive type in the well region under the drift region, a center of the buried layer being aligned with a center of the STI structure.Type: GrantFiled: October 3, 2013Date of Patent: February 23, 2016Assignee: Macronix International Co., Ltd.Inventors: Jiun-Yan Tsai, Shuo-Lun Tu, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 9263432Abstract: A high voltage semiconductor device is provided, comprising a high voltage metal-oxide-semiconductor transistor (HVMOS), and a normally-on low voltage metal-oxide-semiconductor transistor (LVMOS) electrically connected to the HVMOS. The HVMOS has a first collector and a first emitter, and the LVMOS has a second collector and a second emitter, wherein the second collector of the LVMOS is electrically connected to the first emitter of the HVMOS. The LVMOS electrically connected to the HVMOS provides an electro-static discharge bipolar transistor (ESD BJT), such as a NPN-type ESD BJT.Type: GrantFiled: May 6, 2014Date of Patent: February 16, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Liang Chen, Wing-Chor Chan, Shyi-Yuan Wu