Patents by Inventor Simon Brewerton
Simon Brewerton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220032927Abstract: A transport safety system (400) for use in airports comprising a status monitor (300) for an airside dolly (200) used to improve airport safety. The status monitor (300) comprises a sensor (303) configured to sense a safety variable of the airside dolly and an output (301) in communication with the sensor (303). The output (303) is configured to provide a status signal in dependence on the sensed safety variable of the airside dolly (200).Type: ApplicationFiled: December 9, 2019Publication date: February 3, 2022Inventors: David Keene, Simon Brewerton
-
Publication number: 20220024603Abstract: The present invention relates to self-propelled airside dollies (100), and particularly but not exclusively to airside baggage dollies and airside cargo dollies, and autonomous airside dollies. The self-propelled airside dolly comprises a cargo portion (104) configured to hold baggage or cargo, a drive system (108) for driving the self-propelled airside dolly (100), a controller (114) configured to control the drive system (108) in response to control signals and a processor (116) configured to provide the control signals to the controller (114).Type: ApplicationFiled: December 16, 2019Publication date: January 27, 2022Inventors: David Keene, Simon Brewerton
-
Patent number: 10838795Abstract: A method can be used for monitoring a processing circuit. The processing circuit generates a response to a request and the response is compared with an expected response. A pass pulse is generated when the response matches the expected response. The causing, comparing and generating steps are repeated a number of times A frequency at which pass pulses occur is evaluated.Type: GrantFiled: July 5, 2012Date of Patent: November 17, 2020Assignee: INFINEON TECHNOLOGIES AGInventors: Martin Kaltenegger, Simon Brewerton, Michael Hausmann
-
Patent number: 10592270Abstract: The disclosure relates to systems and methods for defining a processor safety privilege level for controlling a distributed memory access protection system. More specifically, a safety hypervisor function for accessing a bus in a computer processing system includes a module, such as a Computer Processing Unit (CPU) or a Direct Memory Access (DMA) for accessing a system memory and a memory unit for storing a safety code, such as a Processor Status Word (PSW) or a configuration register (DMA (REG)). The module allocates the safety code to a processing transaction and the safety code is visible upon access of the bus by the module.Type: GrantFiled: October 16, 2017Date of Patent: March 17, 2020Assignee: Infineon Technologies AGInventors: Simon Brewerton, Glenn Farrall, Neil Hastie, Frank Hellwig, Richard Knight, Antonio Vilela
-
Patent number: 9891917Abstract: A system and method for increasing lockstep core availability provides for writing a state of a main CPU core to a state buffer, executing one or more instructions of a task by the main CPU core to generate a first output for each executed instruction, and executing the one or more instructions of the task by a checker CPU core to generate a second output for each executed instruction. The method further includes comparing the first output with the second output, and if the first output does not match the second output, generating one or more control signals, and based upon the generation of the one or more control signals, loading the state of the main CPU core from the state buffer to the main CPU core and the checker CPU core.Type: GrantFiled: March 6, 2013Date of Patent: February 13, 2018Assignee: Infineon Technologies AGInventors: Neil Hastie, Simon Brewerton
-
Publication number: 20180039508Abstract: The disclosure relates to systems and methods for defining a processor safety privilege level for controlling a distributed memory access protection system. More specifically, a safety hypervisor function for accessing a bus in a computer processing system includes a module, such as a Computer Processing Unit (CPU) or a Direct Memory Access (DMA) for accessing a system memory and a memory unit for storing a safety code, such as a Processor Status Word (PSW) or a configuration register (DMA (REG)). The module allocates the safety code to a processing transaction and the safety code is visible upon access of the bus by the module.Type: ApplicationFiled: October 16, 2017Publication date: February 8, 2018Inventors: Simon Brewerton, Glenn Farrall, Neil Hastie, Frank Hellwig, Richard Knight, Antonio Vilela
-
Patent number: 9836318Abstract: The disclosure relates to systems and methods for defining a processor safety privilege level for controlling a distributed memory access protection system. More specifically, a safety hypervisor function for accessing a bus in a computer processing system includes a module, such as a Computer Processing Unit (CPU) or a Direct Memory Access (DMY) for accessing a system memory and a memory unit for storing a safety code, such as a Processor Status Word (PSW) or a configuration register (DMA (REG)). The module allocates the safety code to a processing transaction and the safety code is visible upon access of the bus by the module.Type: GrantFiled: March 12, 2014Date of Patent: December 5, 2017Assignee: Infineon Technologies AGInventors: Simon Brewerton, Glenn Farrall, Neil Hastie, Frank Hellwig, Richard Knight, Antonio Vilela
-
Patent number: 9727502Abstract: A system and method for transferring data between a memory and peripheral units via a plurality of direct memory access (DMA) transactions, wherein a respective timestamp is assigned and/or appended to at least two of the plurality of the DMA transactions.Type: GrantFiled: July 26, 2013Date of Patent: August 8, 2017Assignee: Infineon Technologies AGInventors: Simon Brewerton, Simon Cottam
-
Patent number: 9612279Abstract: A system and method for determining operational robustness of a system on a chip (SoC) includes modifying one or more internal states of the SoC, during operation of the SoC, to mimic an effect which one or more disturbances have on the SoC, generating one or more signal traces that correspond to at least one internal state of the SoC after modifying the one or more internal states of the SoC, and determining if the operation of the SoC is stable based on the one or more generated signal traces.Type: GrantFiled: February 26, 2013Date of Patent: April 4, 2017Assignee: Infineon Technologies AGInventors: Albrecht Mayer, Simon Brewerton
-
Patent number: 9361179Abstract: A data transmission system includes at least one transmission line. A sender is configured to send data frames to the at least one transmission line and a recipient is configured to receive the data frames from the at least one transmission line. The sender and the recipient are both configured to determine a check sum based on a plurality of corresponding data frames that are sent to and, respectively, received from the at least one transmission line. A check sum comparing unit is configured to receive and to compare the check sum determined by the sender and the corresponding check sum determined by the recipient. The check sum comparing unit is also configured to signal a transmission error or initiate a safety function when the check sums compared are not equal.Type: GrantFiled: October 6, 2014Date of Patent: June 7, 2016Assignee: Infineon Technologies Austria AGInventors: Dirk Hammerschmidt, Timo Dittfeld, Simon Brewerton
-
Publication number: 20150242233Abstract: The disclosure relates to systems and methods for defining a processor safety privilege level for controlling a distributed memory access protection system. More specifically, a safety hypervisor function for accessing a bus in a computer processing system includes a module, such as a Computer Processing Unit (CPU) or a Direct Memory Access (DMY) for accessing a system memory and a memory unit for storing a safety code, such as a Processor Status Word (PSW) or a configuration register (DMA (REG)). The module allocates the safety code to a processing transaction and the safety code is visible upon access of the bus by the module.Type: ApplicationFiled: March 12, 2014Publication date: August 27, 2015Inventors: Simon Brewerton, Glenn Farrall, Neil Hastie, Frank Hellwig, Richard Knight, Antonio Vilela
-
Patent number: 9118351Abstract: A system and method for signature-based redundancy comparison provides for receiving, by a master part, an input signal and generating, by the master part, a binary output signal, generating a delayed input signal based on the input signal, generating a first output signature based on the binary output signal, and generating a delayed first output signature based on the first output signature. The system and method further comprise generating a delayed binary output signal based on the delayed input signal, generating, by a checker part, a delayed second output signature based on the delayed binary output signal, comparing the delayed first output signature with the delayed second output signature, and generating an error signal, where the state of the error signal is based upon the comparison.Type: GrantFiled: March 26, 2012Date of Patent: August 25, 2015Assignee: Infineon Technologies AGInventors: Antonio Vilela, Rainer Faller, Michael Goessel, Simon Brewerton, Glenn Ashley Farrall, Neil Stuart Hastie, Boyko Traykov, David Addison, Klaus Oberlaender, Thomas Rabenalt
-
Patent number: 9032258Abstract: Some embodiments of the present disclosure relate to a watchdog timer having an enhanced functionality that enables the watchdog timer to monitor a process flow of the microprocessor on a task-by-task basis that enables a simple output signal to be used to determine if the watchdog timer is malfunctioning. The watchdog timer has a state machine that increments a state variable from an initial value over a watchdog period. A deterministic service request, received from a microprocessor, controls operation of the watchdog timer. The deterministic service request has an indicator of a monitoring operation to be performed, a password, and an estimated state variable. A comparison element determines if the microprocessor is operating properly based upon a comparison of the received password to an expected password and the received estimated state variable to an actual state variable.Type: GrantFiled: September 14, 2012Date of Patent: May 12, 2015Assignee: Infineon Technologies AGInventors: Richard Knight, Simon Brewerton
-
Patent number: 8996926Abstract: Some embodiments relate to a Direct Memory Access (DMA) controller. The DMA controller includes a set of transaction control registers to receive a sequence of transaction control sets that collectively describe a data transfer to be processed by the DMA controller. A bus controller reads and writes to memory while the DMA controller executes a first transaction control set to accomplish part of the data transfer described in the sequence of transaction control sets. An integrity checker determines an actual error detection code based on data or an address actually processed by the DMA controller during execution of the first transaction control set. The integrity checker also selectively flags an error based on whether the actual error detection code is the same as an expected error detection code contained in a second transaction control set of the sequence of transaction control sets.Type: GrantFiled: October 15, 2012Date of Patent: March 31, 2015Assignee: Infineon Technologies AGInventors: Simon Brewerton, Simon Cottam, Frank Hellwig
-
Patent number: 8954794Abstract: Embodiments relate to systems and methods for detecting register corruption within CPUs operating on the same input data enabling non-invasive read access to and comparison of contents of at least one set of according ones of registers of different CPUs to detect corrupted registers in form of according registers with inconsistent contents.Type: GrantFiled: June 5, 2012Date of Patent: February 10, 2015Assignee: Infineon Technologies AGInventors: Neil Hastie, Simon Brewerton
-
Publication number: 20150032914Abstract: A system and method for transferring data between a memory and peripheral units via a plurality of direct memory access (DMA) transactions, wherein a respective timestamp is assigned and/or appended to at least two of the plurality of the DMA transactions.Type: ApplicationFiled: July 26, 2013Publication date: January 29, 2015Inventors: Simon Brewerton, Simon Cottam
-
Publication number: 20150026547Abstract: A data transmission system includes at least one transmission line. A sender is configured to send data frames to the at least one transmission line and a recipient is configured to receive the data frames from the at least one transmission line. The sender and the recipient are both configured to determine a check sum based on a plurality of corresponding data frames that are sent to and, respectively, received from the at least one transmission line. A check sum comparing unit is configured to receive and to compare the check sum determined by the sender and the corresponding check sum determined by the recipient. The check sum comparing unit is also configured to signal a transmission error or initiate a safety function when the check sums compared are not equal.Type: ApplicationFiled: October 6, 2014Publication date: January 22, 2015Inventors: Dirk Hammerschmidt, Timo Dittfeld, Simon Brewerton
-
Patent number: 8887022Abstract: A data transmission system includes at least one transmission line. A sender is configured to send data frames to the at least one transmission line and a recipient is configured to receive the data frames from the at least one transmission line. The sender and the recipient are both configured to determine a check sum based on a plurality of corresponding data frames that are sent to and, respectively, received from the at least one transmission line. A check sum comparing unit is configured to receive and to compare the check sum determined by the sender and the corresponding check sum determined by the recipient. The check sum comparing unit is also configured to signal a transmission error or initiate a safety function when the check sums compared are not equal.Type: GrantFiled: March 4, 2011Date of Patent: November 11, 2014Assignee: Infineon Technologies Austria AGInventors: Dirk Hammerschmidt, Timo Dittfeld, Simon Brewerton
-
Patent number: D805443Type: GrantFiled: February 4, 2016Date of Patent: December 19, 2017Assignee: Transport Systems CatapultInventors: Jeremy Coates, Simon Brewerton, Richard Bartlam, Elliott Hawkins
-
Patent number: D838221Type: GrantFiled: November 9, 2017Date of Patent: January 15, 2019Assignee: Transport Systems CatapultInventors: Jeremy Coates, Simon Brewerton, Richard Bartlam, Elliott Hawkins