Patents by Inventor Simon Joshua Waters

Simon Joshua Waters has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8522197
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Grant
    Filed: November 30, 2010
    Date of Patent: August 27, 2013
    Assignee: Mentor Graphics Corporation
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Patent number: 8205175
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Grant
    Filed: October 23, 2007
    Date of Patent: June 19, 2012
    Assignee: Calypto Design Systems, Inc.
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet, Andres Rafael Takach
  • Publication number: 20110138348
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Application
    Filed: November 30, 2010
    Publication date: June 9, 2011
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Patent number: 7844944
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Grant
    Filed: September 8, 2006
    Date of Patent: November 30, 2010
    Assignee: Mentor Graphics Corporation
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Patent number: 7831938
    Abstract: A behavioral synthesis tool that allows a designer to design an integrated circuit using a generic programming language, such as ANSI C or C++, without the need to include timing information into the source code. In one aspect, the source code is read into the behavioral synthesis tool and the user may dynamically allocate interface resources to the design. In another aspect, the dynamic allocation is accomplished through user input, such as a GUI, a command line, or a file. In another aspect, the behavioral synthesis tool automatically analyzes variables in the source code description and assigns the variables to interface resources. In yet another aspect, the variables and interface resources associated with the variables may be displayed in a hierarchical format in a GUI. In still another aspect, the GUI may allow for expanding and collapsing of different layers in the hierarchy. The GUI may also allow for drag-and-drop operations for modifying the allocation of variables to interface resources.
    Type: Grant
    Filed: November 21, 2007
    Date of Patent: November 9, 2010
    Assignee: Mentor Graphics Corporation
    Inventors: Bryan Darrell Bowyer, Peter Pius Gutberlet, Simon Joshua Waters
  • Patent number: 7712050
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Grant
    Filed: September 8, 2006
    Date of Patent: May 4, 2010
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Publication number: 20090132979
    Abstract: Disclosed herein are embodiments of methods and apparatus for handling dynamic pointers during algorithmic synthesis. In one disclosed embodiment, a high-level description of a circuit design (e.g., C++ description or a parsed C++ description) is received. In this embodiment, the high-level description comprises one or more dynamic pointer dereferencing operations. The high-level description of the circuit is converted into an RTL description or a gate-level netlist. In this embodiment, the RTL description or the gate-level netlist describes hardware capable of implementing the dynamic pointer dereferencing operations. The hardware can comprise, for instance, one or more multiplexers and/or one or more demultiplexers.
    Type: Application
    Filed: November 19, 2008
    Publication date: May 21, 2009
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet
  • Publication number: 20080141227
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Application
    Filed: October 23, 2007
    Publication date: June 12, 2008
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet, Andres Rafael Takach
  • Patent number: 7308672
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Grant
    Filed: January 5, 2004
    Date of Patent: December 11, 2007
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet, Andres Rafael Takach
  • Patent number: 7302670
    Abstract: A behavioral synthesis tool that allows a designer to design an integrated circuit using a generic programming language, such as ANSI C or C++, without the need to include timing information into the source code. In one aspect, the source code is read into the behavioral synthesis tool and the user may dynamically allocate interface resources to the design. In another aspect, the dynamic allocation is accomplished through user input, such as a GUI, a command line, or a file. In another aspect, the behavioral synthesis tool automatically analyzes variables in the source code description and assigns the variables to interface resources. In yet another aspect, the variables and interface resources associated with the variables may be displayed in a hierarchical format in a GUI. In still another aspect, the GUI may allow for expanding and collapsing of different layers in the hierarchy. The GUI may also allow for drag-and-drop operations for modifying the allocation of variables to interface resources.
    Type: Grant
    Filed: December 5, 2002
    Date of Patent: November 27, 2007
    Inventors: Bryan Darrell Bowyer, Peter Pius Gutberlet, Simon Joshua Waters
  • Patent number: 7120879
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Grant
    Filed: July 31, 2001
    Date of Patent: October 10, 2006
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Publication number: 20040143801
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Application
    Filed: January 5, 2004
    Publication date: July 22, 2004
    Inventors: Simon Joshua Waters, Peter Pius Gutberiet, Andres Rafael Takach
  • Publication number: 20040111692
    Abstract: A behavioral synthesis tool that allows a designer to design an integrated circuit using a generic programming language, such as ANSI C or C++, without the need to include timing information into the source code. In one aspect, the source code is read into the behavioral synthesis tool and the user may dynamically allocate interface resources to the design. In another aspect, the dynamic allocation is accomplished through user input, such as a GUI, a command line, or a file. In another aspect, the behavioral synthesis tool automatically analyzes variables in the source code description and assigns the variables to interface resources. In yet another aspect, the variables and interface resources associated with the variables may be displayed in a hierarchical format in a GUI. In still another aspect, the GUI may allow for expanding and collapsing of different layers in the hierarchy. The GUI may also allow for drag-and-drop operations for modifying the allocation of variables to interface resources.
    Type: Application
    Filed: December 5, 2002
    Publication date: June 10, 2004
    Applicant: Mentor Graphics Corp.
    Inventors: Bryan Darrell Bowyer, Peter Pius Gutberlet, Simon Joshua Waters
  • Patent number: 6701501
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Grant
    Filed: September 18, 2001
    Date of Patent: March 2, 2004
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet, Andres Rafael Takach
  • Publication number: 20030033039
    Abstract: A design tool hierarchically presents information about a design with nested blocks. For example, the design tool presents scheduling information for the design in a hierarchical Gantt chart. The scheduling information includes hierarchical design schedule blocks which accurately depict the timing and scheduling of the nested blocks of the design. Each of the hierarchical design schedule blocks includes control steps numbered relative to the block. The scheduling information also includes a hierarchical list of scheduled operations for the design. The hierarchical list emphasizes which operations are associated with which nested blocks. The scheduling information further includes pseudo-operation icons that are easily differentiated from real operation icons in the hierarchical Gantt chart.
    Type: Application
    Filed: July 31, 2001
    Publication date: February 13, 2003
    Applicant: Mentor Graphics Corporation
    Inventors: Peter Pius Gutberlet, Simon Joshua Waters, Bryan Darrell Bowyer
  • Publication number: 20020133788
    Abstract: An algorithmic programming language approach to system design enables design, synthesis, and validation of structured, system-level specifications, and integrates system-level design into the rest of the design process. The algorithmic programming language design approach includes various techniques and tools, which can be used in combination or independently. For example, the design approach includes techniques and tools for simplifying specification of a design unit interface in a programming language specification and/or simplifying specification of synchronization and sub-design unit concurrency for a design unit. According to a first aspect of the design approach, design occurs at the algorithmic level of abstraction. According to a second aspect, the design approach leverages existing simulation technology for validation at various stages of the design flow.
    Type: Application
    Filed: September 18, 2001
    Publication date: September 19, 2002
    Inventors: Simon Joshua Waters, Peter Pius Gutberlet, Andres Rafael Takach