Abstract: The present invention provides methods for predicting whether a subject will develop a disease capable of affecting cognitive function. More specifically, the present invention relates to the predictive detection of neurological diseases in a subject. The methods and systems provided enable a quantitative assessment and theoretical predictions of neocortical amyloid loading or amyloid beta levels based on the measurement of biomarkers in biological fluids that will provide an indication of whether a subject is likely to develop a neurological disease, such as Alzheimer's disease (AD).

Abstract: Many compression algorithms require the compressor to generate trees (tables) for encoding purposes. To generate the optimum tree for a set of Huffman symbols either takes too much time or requires too much hardware. This invention proposes to separate the symbols into groups according to the symbol's occurring frequency. With these groups of symbols available, subsequent code length assignment of these groups can be done without a complete sorting of all the symbols and their parents. During code length assignment, some relocation of individual symbols from one group to another can also be performed to optimize the Huffman table. In most of the cases this technique can achieve a compression ratio within 5% of the optimum Huffman table, while requiring less hardware or software overhead.

Abstract: A circuit for implementing a substitutional compressor. Comparators compare a current input pixel against a large number of previous pixels, the "history", stored in a series of shift registers. Each register and associated comparator constitutes a cell. If one or more matches are found the history data is shifted one pixel, the non-matching cells are disabled, and the next input pixel is compared against the contents of the same cells that had the previous matches. The matching is terminated when the longest series of matching pixels is found. The output code is then the length of the matching series of pixels, and the displacement of the first input pixel from the first matching pixel. An encoder generates an initialize signal that resets all of the disabled cells on the same clock cycle on which the output code word is generated. To make the circuit more compact, the cells can be arranged into a square format with one output line for each row and column from the cells to the encoder.

Abstract: A new and improved decoder for decoding CCITT compressed image data. This decoder separates all the incoming codes into short codes and long codes. The short codes are sent to the short channel decoder and the long codes are sent to the long channel decoder. At each decoding cycle either the long channel decoder or the short channel decoder is active. The short channel decoder has a twin set decoder which decodes two short codes in parallel and guarantees two bits of decompressed data per decoding cycle. If the decoding of a first code generates a decompressed data of only one bit, then the decompressed data of a second code will be combined with the first decompressed data and the combination will be sent out. This process guarantees at least two bits of decompressed data per decoding cycle. The long channel decoder decodes the long intermediate codes which always generate at least four bits of decompressed data.

Abstract: A minimum delay, high speed, tri-state bus driver is utilized to couple data and control signals to a memory bus with a minimum amount of buffering. Two transistors 24, 26, utilized in a bootstrap configuration, deliver a system clock to the gate terminals of output transistors 28, 30 which are coupled to the memory bus 40. The input data signals and accompanying control signals are applied to these bootstrap transistors 24, 26 via push/pull amplifiers 20, 22 and, depending on the data level of the input data signal, either a logic 1, a logic 0, or a high impedance open circuit is applied to the bus.

Abstract: A weighted capacitor digital to analog converter is disclosed which requires only one stage and one conversion step. By the use of two reference voltages and two groups of capacitors in parallel, various capacitors in these groups can be selectively switched from the reference voltages to ground potential in response to input binary digit signals thereby presenting a predetermined amount of voltage to the output amplifier depending upon the number and particular combination of capacitors switched or non-switched to ground.

Abstract: A weighted capacitor digital to analog converter is disclosed which requires two stages but only one conversion step. By the use of an applied reference voltage and two groups of capacitors, the outputs of each group being coupled to an amplifier and feedback capacitor circuit, various capacitors in these groups can be selectively switched from the reference voltage to ground potential in response to input binary digit signals thereby presenting a predetermined amount of voltage to the output amplifiers depending upon the number and particular combination of capacitors switched or non-switched to ground.