Patents by Inventor Sinisa Milicevic

Sinisa Milicevic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11881817
    Abstract: An oscillator includes first and second capacitors, an inverter, a voltage shifting circuit, and a hysteresis buffer. The first and second capacitors have first terminals adapted to be coupled to respective first and second nodes, and second terminals coupled to ground. The inverter has an input coupled to the first node, and an output coupled to the second node. The voltage shifting circuit is coupled to the first and second nodes and has an input for receiving a tuning signal. The voltage shifting circuit changes an average voltage at the first node according to the tuning signal when an oscillation occurs in response to a crystal being coupled between the first and second nodes. The hysteresis buffer has an input coupled to one of first node and the second node, and an output for providing a clock signal having a duty cycle responsive to the tuning signal.
    Type: Grant
    Filed: June 10, 2022
    Date of Patent: January 23, 2024
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Sinisa Milicevic, Alexander Heubi, Noureddine Senouci
  • Publication number: 20230056841
    Abstract: An oscillator includes first and second capacitors, an inverter, a voltage shifting circuit, and a hysteresis buffer. The first and second capacitors have first terminals adapted to be coupled to respective first and second nodes, and second terminals coupled to ground. The inverter has an input coupled to the first node, and an output coupled to the second node. The voltage shifting circuit is coupled to the first and second nodes and has an input for receiving a tuning signal. The voltage shifting circuit changes an average voltage at the first node according to the tuning signal when an oscillation occurs in response to a crystal being coupled between the first and second nodes. The hysteresis buffer has an input coupled to one of first node and the second node, and an output for providing a clock signal having a duty cycle responsive to the tuning signal.
    Type: Application
    Filed: June 10, 2022
    Publication date: February 23, 2023
    Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Sinisa MILICEVIC, Alexander HEUBI, Noureddine SENOUCI
  • Patent number: 11057046
    Abstract: A multi-stage analog-to-digital converter (ADC) suitable for low power applications, such as glucose monitoring, may be required to digitize a slow-moving signal. As such, a multi-stage ADC must be versatile. Accordingly, the multi-stage ADC can be configured to operate at different bandwidths and resolutions through the use of ADC stages that can be enabled or disabled in an exchange between resolution and speed. Each ADC stage digitizes an input signal (e.g., a voltage or a current) using an analog comparison to access a lookup table for a digital signal that represents the input signal at a particular accuracy. Unlike other multi-stage approaches, the digitization is asynchronous (i.e., requires no clock) and can provide simplicity, speed, and low-power operation to the multi-stage ADC.
    Type: Grant
    Filed: September 11, 2020
    Date of Patent: July 6, 2021
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventor: Sinisa Milicevic
  • Publication number: 20210075436
    Abstract: A multi-stage analog-to-digital converter (ADC) suitable for low power applications, such as glucose monitoring, may be required to digitize a slow-moving signal. As such, a multi-stage ADC must be versatile. Accordingly, the multi-stage ADC can be configured to operate at different bandwidths and resolutions through the use of ADC stages that can be enabled or disabled in an exchange between resolution and speed. Each ADC stage digitizes an input signal (e.g., a voltage or a current) using an analog comparison to access a lookup table for a digital signal that represents the input signal at a particular accuracy. Unlike other multi-stage approaches, the digitization is asynchronous (i.e., requires no clock) and can provide simplicity, speed, and low-power operation to the multi-stage ADC.
    Type: Application
    Filed: September 11, 2020
    Publication date: March 11, 2021
    Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventor: Sinisa MILICEVIC
  • Patent number: 10812097
    Abstract: A multi-stage analog-to-digital converter (ADC) suitable for low power applications, such as glucose monitoring, may be required to digitize a slow-moving signal. As such, a multi-stage ADC must be versatile. Accordingly, the multi-stage ADC can be configured to operate at different bandwidths and resolutions through the use of ADC stages that can be enabled or disabled in an exchange between resolution and speed. Each ADC stage digitizes an input signal (e.g., a voltage or a current) using an analog comparison to access a lookup table for a digital signal that represents the input signal at a particular accuracy. Unlike other multi-stage approaches, the digitization is asynchronous (i.e., requires no clock) and can provide simplicity, speed, and low-power operation to the multi-stage ADC.
    Type: Grant
    Filed: October 31, 2019
    Date of Patent: October 20, 2020
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventor: Sinisa Milicevic
  • Patent number: 7528669
    Abstract: A delay cell for use in a voltage controlled oscillator includes a differential amplifier having a pair of outputs, a common source resistive element supplying current to said differential amplifier, a varactor arrangement between the outputs having a control input, and a pair of load resistive elements connected to the respective outputs. The delay cell has a simple design, a small die area, low power dissipation, constant amplitude of oscillation versus control voltage, and a Figure of Merit (FOM) comparable to that of LC oscillators.
    Type: Grant
    Filed: November 29, 2005
    Date of Patent: May 5, 2009
    Inventors: Sinisa Milicevic, Leonard MacEachern, Samy Mahmoud
  • Publication number: 20070008043
    Abstract: A delay cell for use in a voltage controlled oscillator includes a differential amplifier having a pair of outputs, a common source resistive element supplying current to said differential amplifier, a varactor arrangement between the outputs having a control input, and a pair of load resistive elements connected to the respective outputs. The delay cell has a simple design, a small die area, low power dissipation, constant amplitude of oscillation versus control voltage, and a Figure of Merit (FOM) comparable to that of LC oscillators.
    Type: Application
    Filed: November 29, 2005
    Publication date: January 11, 2007
    Applicant: Carleton University
    Inventors: Sinisa Milicevic, Leonard MacEachern, Samy Mahmoud