Patents by Inventor Sohrab Kianian
Sohrab Kianian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110034008Abstract: A method of forming a textured surface on a substrate or material layer within a semiconductor fabrication process. In one aspect of the disclosure, a sacrificial nanofabric layer is deposited over a material layer and an etch process is used to transfer the surface texture of the nanofabric layer downward to the material layer. In another aspect of the disclosure, a thin material layer is deposited over a nanofabric layer such that the surface texture of the nanofabric layer is transferred upward to the material layer. Within both aspects, varying the porosity of nanofabric layer provides a measure of control over the degree of texturization of the material layer.Type: ApplicationFiled: August 7, 2009Publication date: February 10, 2011Applicant: Nantero, Inc.Inventor: Sohrab Kianian
-
Patent number: 7547603Abstract: A memory cell has a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. An erase gate is disposed in the trench adjacent to and insulated from the floating gate. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the erase gate, and electrically connected to the source region.Type: GrantFiled: September 14, 2006Date of Patent: June 16, 2009Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Sohrab Kianian, Yaw Wen Hu
-
Patent number: 7537996Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the floating gate, and can be electrically connected to the source region.Type: GrantFiled: June 24, 2005Date of Patent: May 26, 2009Assignee: Silicon Storage Technology, Inc.Inventors: Yaw Wen Hu, Sohrab Kianian
-
Patent number: 7533063Abstract: A system includes at least one server and at least one host computer coupled to a communication network. A memory card wallet includes a content addressable memory that stores server identifiers, such as URLs, and user information associated with the resource provider, such as user identification numbers and passwords. The user inserts the memory card wallet into the host computer, and instead of entering user identifiers and passwords, the memory card wallet can provide such information to the server. When the user enters a server identifier that matches a server identifier stored in the content addressable memory, the memory card wallet provides the user information associated with the matched sever identifier.Type: GrantFiled: June 14, 2001Date of Patent: May 12, 2009Assignee: Silicon Storage Technology, Inc.Inventor: Sohrab Kianian
-
Patent number: 7411246Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, that includes source and drain regions formed in a substrate, and a conductive block of material disposed over the source region. The floating gate is formed as a thin, L-shaped layer of conductive material having a first portion disposed over the channel region and a second portion extending vertically along the conductive block. The control gate includes a first portion disposed adjacent to and insulated from a distal end of the floating gate first portion, and a second portion disposed adjacent to the channel region. A portion of the control gate could extend into a trench formed into the substrate, wherein the drain region is formed underneath the trench, and the channel region has a first portion extending along the trench sidewall and a second portion extending along the substrate surface.Type: GrantFiled: February 4, 2003Date of Patent: August 12, 2008Assignee: Silicon Storage Technology, Inc.Inventor: Sohrab Kianian
-
Patent number: 7326614Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, that includes source and drain regions formed in a substrate, and a conductive block of material disposed over the source region. The floating gate is formed as a thin, L-shaped layer of conductive material having a first portion disposed over the channel region and a second portion extending vertically along the conductive block. The control gate includes a first portion disposed adjacent to and insulated from a distal end of the floating gate first portion, and a second portion disposed adjacent to the channel region. A portion of the control gate could extend into a trench formed into the substrate, wherein the drain region is formed underneath the trench, and the channel region has a first portion extending along the trench sidewall and a second portion extending along the substrate surface.Type: GrantFiled: November 23, 2004Date of Patent: February 5, 2008Assignee: Silicon Storage Technology, Inc.Inventor: Sohrab Kianian
-
Patent number: 7307308Abstract: A buried bit line read/program non-volatile memory cell and array is capable of achieving high density. The cell and array is made in a semiconductor substrate which has a plurality of spaced apart trenches, with a planar surface between the trenches. Each trench has a side wall and a bottom wall. Each memory cell has a floating gate for storage of charges thereon. The cell has spaced apart source/drain regions with a channel therebetween, with the channel having two portions. One of the source/drain regions is in the bottom wall of the trench. The floating gate is in the trench and is is over a first portion of the channel and is spaced apart from the side wall of the trench. A gate electrode controls the conduction of the channel in the second portion, which is in the planar surface of the substrate. The other source/drain region is in the substrate in the planar surface of the substrate.Type: GrantFiled: March 9, 2004Date of Patent: December 11, 2007Assignee: Silicon Storage Technology, Inc.Inventors: Dana Lee, Bomy Chen, Sohrab Kianian
-
Publication number: 20070215931Abstract: A non-volatile memory cell is made in a substrate of a substantially single crystalline semiconductive material having a first conductivity type and a surface. A trench is in the surface and extends into the substrate to a first depth and to a second depth, which is deeper than the first depth. The trench has a first sidewall along the trench extending to the first depth, and a second sidewall along the trench extending from the first depth to the second depth, and a bottom wall along the bottom of the trench. A first region of a second conductivity type is in the substrate, along the bottom of the trench. A second region of the second conductivity type is in the substrate, along the surface of the trench. A channel region is in the substrate between the first region and the second region; the channel region has a first portion and a second portion, with the first portion between the surface and the first depth and is along the first sidewall.Type: ApplicationFiled: October 12, 2004Publication date: September 20, 2007Inventors: Sohrab Kianian, Amitay Levi
-
Patent number: 7205198Abstract: A bi-directional read/program non-volatile memory cell and array is capable of achieving high density. Each memory cell has two spaced floating gates for storage of charges thereon. The cell has spaced apart source/drain regions with a channel therebetween, with the channel having three portions. One of the floating gate is over a first portion; another floating gate is over a second portion, and a gate electrode controls the conduction of the channel in the third portion between the first and second portions. An independently controllable control gate is insulated from each of the source/drain regions, and is also capacitively coupled to the floating gate. The cell programs by hot channel electron injection, and erases by Fowler-Nordheim tunneling of electrons from the floating gate to the gate electrode. Bi-directional read permits the cell to be programmed to store bits, with one bit in each floating gate.Type: GrantFiled: September 14, 2006Date of Patent: April 17, 2007Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Sohrab Kianian, Jack Frayer
-
Patent number: 7190018Abstract: A bi-directional read/program non-volatile memory cell and array is capable of achieving high density. Each memory cell has two spaced floating gates for storage of charges thereon. The cell has spaced apart source/drain regions with a channel therebetween, with the channel having three portions. One of the floating gate is over a first portion; another floating gate is over a second portion, and a gate electrode controls the conduction of the channel in the third portion between the first and second portions. An independently controllable control gate is insulated from each of the source/drain regions, and is also capacitively coupled to the floating gate. The cell programs by hot channel electron injection, and erases by Fowler-Nordheim tunneling of electrons from the floating gate to the gate electrode. Bi-directional read permits the cell to be programmed to store bits, with one bit in each floating gate.Type: GrantFiled: April 7, 2003Date of Patent: March 13, 2007Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Sohrab Kianian, Jack Frayer
-
Publication number: 20070020854Abstract: A bi-directional read/program non-volatile memory cell and array is capable of achieving high density. Each memory cell has two spaced floating gates for storage of charges thereon. The cell has spaced apart source/drain regions with a channel therebetween, with the channel having three portions. One of the floating gate is over a first portion; another floating gate is over a second portion, and a gate electrode controls the conduction of the channel in the third portion between the first and second portions. An independently controllable control gate is insulated from each of the source/drain regions, and is also capacitively coupled to the floating gate. The cell programs by hot channel electron injection, and erases by Fowler-Nordheim tunneling of electrons from the floating gate to the gate electrode. Bi-directional read permits the cell to be programmed to store bits, with one bit in each floating gate.Type: ApplicationFiled: September 14, 2006Publication date: January 25, 2007Inventors: Bomy Chen, Sohrab Kianian, Jack Frayer
-
Publication number: 20070007581Abstract: A memory cell has a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. An erase gate is disposed in the trench adjacent to and insulated from the floating gate. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the erase gate, and electrically connected to the source region.Type: ApplicationFiled: September 14, 2006Publication date: January 11, 2007Inventors: Bomy Chen, Sohrab Kianian, Yaw Hu
-
Patent number: 7144778Abstract: A self aligned method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The drain region is formed underneath the trench, and the channel region includes a first portion that extends vertically along a sidewall of the trench and a second portion that extends horizontally along the substrate surface. An electrically conductive floating gate is formed over and insulated from a portion of the channel region. A raised source line of conductive material is disposed over the source region, and laterally adjacent to and insulated from the floating gate. An electrically conductive control gate is formed having a first portion disposed in the trench and a second portion formed over but insulated from the floating gate.Type: GrantFiled: April 5, 2004Date of Patent: December 5, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Sohrab Kianian, Chih Hsin Wang
-
Patent number: 7129536Abstract: A memory cell has a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. An erase gate is disposed in the trench adjacent to and insulated from the floating gate. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the erase gate, and electrically connected to the source region.Type: GrantFiled: September 2, 2004Date of Patent: October 31, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Bomy Chen, Sohrab Kianian, Yaw Wen Hu
-
Patent number: 7074672Abstract: A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate, and an array formed thereby, whereby each memory cell includes a trench formed into a surface of a semiconductor substrate, spaced apart source and drain regions with a channel region formed therebetween. The drain region is formed underneath the trench, and the channel region includes a first portion that extends substantially vertically along a sidewall of the trench and a second portion that extends substantially horizontally along the surface of the substrate. An electrically conductive floating gate is formed over and insulated from at least a portion of the channel region and a portion of the source region. An electrically conductive control gate is formed having a first portion disposed in the trench and a second portion formed over but insulated from the floating gate.Type: GrantFiled: February 10, 2004Date of Patent: July 11, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Sohrab Kianian, Chih Hsin Wang
-
Publication number: 20060043459Abstract: A memory cell has a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. An erase gate is disposed in the trench adjacent to and insulated from the floating gate. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the erase gate, and electrically connected to the source region.Type: ApplicationFiled: September 2, 2004Publication date: March 2, 2006Inventors: Bomy Chen, Sohrab Kianian, Yaw Hu
-
Publication number: 20050269624Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the floating gate, and can be electrically connected to the source region.Type: ApplicationFiled: June 24, 2005Publication date: December 8, 2005Inventors: Yaw Hu, Sohrab Kianian
-
Semiconductor memory array of floating gate memory cells with buried bit-line and raised source line
Patent number: 6952033Abstract: A self aligned method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The drain region is formed underneath the trench, and the channel region includes a first portion that extends vertically along a sidewall of the trench and a second portion that extends horizontally along the substrate surface. An electrically conductive floating gate is formed over and insulated from a portion of the channel region. A raised source line of conductive material is disposed over the source region, and laterally adjacent to and insulated from the floating gate. An electrically conductive control gate is formed having a first portion disposed in the trench and a second portion formed over but insulated from the floating gate.Type: GrantFiled: March 20, 2002Date of Patent: October 4, 2005Assignee: Silicon Storage Technology, Inc.Inventors: Sohrab Kianian, Chih Hsin Wang -
Patent number: 6952034Abstract: A method of forming an array of floating gate memory cells, and an array formed thereby, wherein each memory cell includes a trench formed into a surface of a semiconductor substrate, and spaced apart source and drain regions with a channel region formed therebetween. The source region is formed underneath the trench, and the channel region includes a first portion extending vertically along a sidewall of the trench and a second portion extending horizontally along the substrate surface. An electrically conductive floating gate is disposed in the trench adjacent to and insulated from the channel region first portion. An electrically conductive control gate is disposed over and insulated from the channel region second portion. A block of conductive material has at least a lower portion thereof disposed in the trench adjacent to and insulated from the floating gate, and can be electrically connected to the source region.Type: GrantFiled: February 4, 2003Date of Patent: October 4, 2005Assignee: Silicon Storage Technology, Inc.Inventors: Yaw Wen Hu, Sohrab Kianian
-
Patent number: 6940125Abstract: Vertical NROM devices are made in a substantially single crystalline silicon substrate having a planar surface. The vertical NROM cell and device has a first region and a second region spaced apart from one another by a channel. A dielectric is spaced apart from the channel to capture charges injected from the channel onto the dielectric. A gate is positioned over the dielectric and spaced apart therefrom and controls the flow of current through the channel. In the improvement of the present invention, a portion of the channel is substantially perpendicular to the top planar surface of the substrate. Methods for making the vertical NROM cell and array are also disclosed.Type: GrantFiled: April 4, 2003Date of Patent: September 6, 2005Assignee: Silicon Storage Technology, Inc.Inventors: Sohrab Kianian, Dana Lee