Patents by Inventor Stefan Degroote
Stefan Degroote has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11287249Abstract: A system for in-situ measurement of a curvature of a surface of a wafer comprises: a multiwavelength light source module, adapted to emit incident light comprising a plurality of wavelengths; an optical setup configured to combine the incident light into a single beam and to guide the single beam towards a surface of a wafer such that the single beam hits the surface at a single measuring spot on the surface; and a curvature determining unit, configured to determine a curvature of the surface of the wafer from reflected light corresponding to the single beam being reflected on the surface at the single measuring spot.Type: GrantFiled: December 20, 2018Date of Patent: March 29, 2022Assignee: SOITEC BELGIUMInventors: Roland Pusche, Stefan Degroote, Joff Derluyn
-
Publication number: 20200393241Abstract: A system for in-situ measurement of a curvature of a surface of a wafer comprises: a multiwavelength light source module, adapted to emit incident light comprising a plurality of wavelengths; an optical setup configured to combine the incident light into a single beam and to guide the single beam towards a surface of a wafer such that the single beam hits the surface at a single measuring spot on the surface; and a curvature determining unit, configured to determine a curvature of the surface of the wafer from reflected light corresponding to the single beam being reflected on the surface at the single measuring spot.Type: ApplicationFiled: December 20, 2018Publication date: December 17, 2020Inventors: Roland PUSCHE, Stefan DEGROOTE, Joff DERLUYN
-
Publication number: 20200332438Abstract: A method for forming silicon carbide onto a silicon substrate by reaction of said silicon substrate and a first precursor comprising indium and a plurality of carbon atoms.Type: ApplicationFiled: December 20, 2018Publication date: October 22, 2020Inventors: Roland PUSCHE, Stefan DEGROOTE, Joff DERLUYN
-
Patent number: 9991346Abstract: A semiconductor structure includes a buffer layer stack comprising a plurality of III-V material layers, and the buffer layer stack includes at least one layered substructure. Each layered substructure comprises a compressive stress inducing structure between a respective first buffer layer and a respective second buffer layer positioned higher in the buffer layer stack than the respective first buffer layer. A lower surface of the respective second buffer layer has a lower Al content than an upper surface of the respective first buffer layer. An active semiconductor layer of the III-V type is provided on the buffer layer stack. The surface of the respective relaxation layers is sufficiently rough to inhibit the relaxation of the respective second buffer layer, and comprises a Root Mean Square (RMS) roughness larger than 1 nm. A method is provided for producing the semiconductor structure.Type: GrantFiled: July 22, 2015Date of Patent: June 5, 2018Assignee: EPIGAN NVInventors: Joff Derluyn, Stefan Degroote
-
Patent number: 9847412Abstract: A device comprising a III-N layer stack featuring a two-dimensional electron gas is disclosed, comprising: —a III-N layer; —a AI-III-N layer on top of the III-N layer; —a passivation layer on top of said AI-III-N layer, the passivation layer comprising Silicon Nitride (SiN); wherein said passivation layer comprises a fully crystalline sub layer at the AI-III-N interface and at least part of the fully crystalline sub layer comprises Al and/or B; and associated methods for manufacturing the device.Type: GrantFiled: October 12, 2012Date of Patent: December 19, 2017Assignee: EpiGaN nvInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Patent number: 9748331Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, semiconductor structures thus obtained, and devices comprising such semiconductor structures. An example semiconductor substrate includes a substrate and a buffer layer on top of the substrate, where a conductive path is present between the substrate and buffer layer. A conductive path may be present in the conductive interface, and the conductive path may be interrupted by one or more local electrical isolations. The local electrical isolation(s) may be positioned with the device such that at least one of the local electrical isolation(s) is located between a high voltage terminal and a low voltage terminal of the device.Type: GrantFiled: December 10, 2015Date of Patent: August 29, 2017Assignee: EpiGaN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Publication number: 20170229549Abstract: A semiconductor structure includes a buffer layer stack comprising a plurality of III-V material layers, and the buffer layer stack includes at least one layered substructure. Each layered substructure comprises a compressive stress inducing structure between a respective first buffer layer and a respective second buffer layer positioned higher in the buffer layer stack than the respective first buffer layer. A lower surface of the respective second buffer layer has a lower Al content than an upper surface of the respective first buffer layer. An active semiconductor layer of the III-V type is provided on the buffer layer stack. The surface of the respective relaxation layers is sufficiently rough to inhibit the relaxation of the respective second buffer layer, and comprises a Root Mean Square (RMS) roughness larger than 1 nm. A method is provided for producing the semiconductor structure.Type: ApplicationFiled: July 22, 2015Publication date: August 10, 2017Inventors: Joff DERLUYN, Stefan DEGROOTE
-
Patent number: 9543424Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, a semiconductor structure comprising a substrate, a device comprising such a semiconductor structure, and an electronic circuit. Group III-nitride devices, such as, for example, high-electron-mobility transistors, may include a two-dimensional electron gas (2DEG) between two active layers. For example, the 2DEG may be between a GaN layer and a AlGaN layer. These transistors may work in depletion-mode operation, which means the channel has to be depleted to turn the transistor off. For certain applications, such as, for example, power switching or integrated logic, negative polarity gate supply is undesired. Transistors may then work in enhancement mode (E-mode).Type: GrantFiled: July 6, 2012Date of Patent: January 10, 2017Assignee: EpiGaN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Publication number: 20160099309Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, semiconductor structures thus obtained, and devices comprising such semiconductor structures. An example semiconductor substrate includes a substrate and a buffer layer on top of the substrate, where a conductive path is present between the substrate and buffer layer. A conductive path may be present in the conductive interface, and the conductive path may be interrupted by one or more local electrical isolations. The local electrical isolation(s) may be positioned with the device such that at least one of the local electrical isolation(s) is located between a high voltage terminal and a low voltage terminal of the device.Type: ApplicationFiled: December 10, 2015Publication date: April 7, 2016Applicant: EpiGaN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Patent number: 9230803Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, semiconductor structures thus obtained, and devices comprising such semiconductor structures. An example semiconductor substrate includes a substrate and a buffer layer on top of the substrate, where a conductive path is present between the substrate and buffer layer. A conductive path may be present in the conductive interface, and the conductive path may be interrupted by one or more local electrical isolations. The local electrical isolation(s) may be positioned with the device such that at least one of the local electrical isolation(s) is located between a high voltage terminal and a low voltage terminal of the device.Type: GrantFiled: July 6, 2012Date of Patent: January 5, 2016Assignee: Epigan NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Patent number: 8956453Abstract: The present invention provides a method for providing a crystalline germanium layer on a crystalline base substrate having a crystalline surface. The method comprises cleaning the base substrate for removing contaminants and/or native oxides from the surface, providing an amorphous germanium layer on the surface of the base substrate while exposing to the base substrate to a hydrogen source such as e.g. a hydrogen plasma, a H2 flux or hydrogen originating from dissociation of GeH4 and/or to a non-reactive gas source such as N2, He, Ne, Ar, Kr, Xe, Rn or mixtures thereof, and crystallizing the amorphous germanium layer by annealing the base substrate so as to provide a crystalline germanium layer.Type: GrantFiled: July 18, 2008Date of Patent: February 17, 2015Assignees: IMEC, Vrije Universiteit BrusselInventors: Ruben Lieten, Stefan Degroote
-
Publication number: 20150008444Abstract: A device comprising a III-N layer stack featuring a two-dimensional electron gas is disclosed, comprising: a III-N layer; a AI-III-N layer on top of the III-N layer; a passivation layer on top of said AI-III-N layer, the passivation layer comprising Silicon Nitride (SiN); wherein said passivation layer comprises a fully crystalline sub layer at the AI-III-N interface and at least part of the fully crystalline sub layer comprises Al and/or B; and associated methods for manufacturing the device.Type: ApplicationFiled: October 12, 2012Publication date: January 8, 2015Applicant: EPIGAN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Publication number: 20140167114Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, semiconductor structures thus obtained, and devices comprising such semiconductor structures. An example semiconductor substrate includes a substrate and a buffer layer on top of the substrate, where a conductive path is present between the substrate and buffer layer. A conductive path may be present in the conductive interface, and the conductive path may be interrupted by one or more local electrical isolations. The local electrical isolation(s) may be positioned with the device such that at least one of the local electrical isolation(s) is located between a high voltage terminal and a low voltage terminal of the device.Type: ApplicationFiled: July 6, 2012Publication date: June 19, 2014Applicant: EpiGaN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Publication number: 20140159119Abstract: Disclosed are methods of growing III-V epitaxial layers on a substrate, a semiconductor structure comprising a substrate, a device comprising such a semiconductor structure, and an electronic circuit. Group III-nitride devices, such as, for example, high-electron-mobility transistors, may include a two-dimensional electron gas (2DEG) between two active layers. For example, the 2DEG may be between a GaN layer and a AlGaN layer. These transistors may work in depletion-mode operation, which means the channel has to be depleted to turn the transistor off. For certain applications, such as, for example, power switching or integrated logic, negative polarity gate supply is undesired. Transistors may then work in enhancement mode (E-mode).Type: ApplicationFiled: July 6, 2012Publication date: June 12, 2014Applicant: EpiGaN NVInventors: Joff Derluyn, Stefan Degroote, Marianne Germain
-
Patent number: 8580626Abstract: A semiconductor device and method of manufacturing the device is disclosed. In one aspect, the device includes a semiconductor substrate and a GaN-type layer stack on top of the semiconductor substrate. The GaN-type layer stack has at least one buffer layer, a first active layer and a second active layer. Active device regions are definable at an interface of the first and second active layer. The semiconductor substrate is present on an insulating layer and is patterned to define trenches according to a predefined pattern, which includes at least one trench underlying the active device region. The trenches extend from the insulating layer into at least one buffer layer of the GaN-type layer stack and are overgrown within the at least one buffer layer, so as to obtain that the first and the second active layer are continuous at least within the active device regions.Type: GrantFiled: January 18, 2013Date of Patent: November 12, 2013Assignee: IMECInventors: Kai Cheng, Stefan DeGroote
-
Patent number: 8487316Abstract: An integrated semiconductor substrate structure is disclosed. In one aspect, the structure includes a substrate, a GaN-heterostructure and a semiconductor substrate layer. The GaN heterostructure is present in a first device area for definition of GaN-based devices, and is covered at least partially with a protection layer. The semiconductor substrate layer is present in a second device area for definition of CMOS devices. At least one of the GaN heterostructure and the semiconductor substrate layer is provided in at least one trench in the substrate, so that the GaN heterostructure and the semiconductor substrate layer are laterally juxtaposed.Type: GrantFiled: October 28, 2010Date of Patent: July 16, 2013Assignee: IMECInventors: Kai Cheng, Stefan Degroote
-
Patent number: 8373204Abstract: A semiconductor device and method of manufacturing the device is disclosed. In one aspect, the device includes a semiconductor substrate and a GaN-type layer stack on top of the semiconductor substrate. The GaN-type layer stack has at least one buffer layer, a first active layer and a second active layer. Active device regions are definable at an interface of the first and second active layer. The semiconductor substrate is present on an insulating layer and is patterned to define trenches according to a predefined pattern, which includes at least one trench underlying the active device region. The trenches extend from the insulating layer into at least one buffer layer of the GaN-type layer stack and are overgrown within the at least one buffer layer, so as to obtain that the first and the second active layer are continuous at least within the active device regions.Type: GrantFiled: October 29, 2010Date of Patent: February 12, 2013Assignee: IMECInventors: Kai Cheng, Stefan Degroote
-
Patent number: 8017509Abstract: The present invention relates a method for forming a monocrystalline GeN layer (4) on a substrate (1) comprising at least a Ge surface (3). The method comprises, while heating the substrate (1) to a temperature between 550° C. and 940° C., exposing the substrate (1) to a nitrogen gas flow. The present invention furthermore provides a structure comprising a monocrystalline GeN layer (4) on a substrate (1). The monocrystalline GeN formed by the method according to embodiments of the invention allows passivation of surface states present at the Ge surface (3).Type: GrantFiled: July 20, 2007Date of Patent: September 13, 2011Assignees: IMEC, Vrije Universiteit BrusselInventors: Ruben Lieten, Stefan Degroote, Gustaaf Borghs
-
Patent number: 7989925Abstract: Semiconductor process technology and devices are provided, including a method for forming a high quality group III nitride layer on a silicon substrate and to a device obtainable therefrom. According to the method, a pre-dosing step is applied to a silicon substrate, wherein the substrate is exposed to at least 0.01 ?mol/cm2 of one or more organometallic compounds containing Al, in a flow of less than 5 ?mol/min. The preferred embodiments are equally related to the semiconductor structure obtained by the method, and to a device comprising said structure.Type: GrantFiled: July 14, 2009Date of Patent: August 2, 2011Assignees: IMEC, Katholieke Universiteit Leuven (KUL)Inventors: Kai Cheng, Maarten Leys, Stefan Degroote
-
Patent number: 7964482Abstract: The present invention provides a method for depositing or growing a group III-nitride layer, e.g. GaN layer (5), on a substrate (1), the substrate (1) comprising at least a Ge surface (3), preferably with hexagonal symmetry. The method comprises heating the substrate (1) to a nitridation temperature between 400° C. and 940° C. while exposing the substrate (1) to a nitrogen gas flow and subsequently depositing the group III-nitride layer, e.g. GaN layer (5), onto the Ge surface (3) at a deposition temperature between 100° C. and 940° C. By a method according to embodiments of the invention, a group III-nitride layer, e.g. GaN layer (5), with good crystal quality may be obtained. The present invention furthermore provides a group III-nitride/substrate structure formed by the method according to embodiments of the present invention and a semiconductor device comprising at least one such structure.Type: GrantFiled: July 9, 2007Date of Patent: June 21, 2011Assignees: IMEC, Vrije Universiteit BrusselInventors: Ruben Lieten, Stefan Degroote