Abstract: Structures including a ferroelectric field-effect transistor and methods of forming a structure including a ferroelectric field-effect transistor. The structure comprises a semiconductor substrate, a semiconductor layer, a dielectric layer arranged between the semiconductor layer and the semiconductor substrate, and first and second wells in the semiconductor substrate. The first well has a first conductivity type, and the second well has a second conductivity type opposite to the first conductivity type. A ferroelectric field-effect transistor comprises a gate structure on the semiconductor layer over the first well and the second well. The gate structure includes a ferroelectric layer comprising a ferroelectric material.

Abstract: Structures for a ferroelectric field-effect transistor and methods of forming a structure for a ferroelectric field-effect transistor. The structure comprises a gate stack having a ferroelectric layer, a first conductor layer, and a second conductor layer positioned in a vertical direction between the first conductor layer and the ferroelectric layer. The first conductor layer comprises a first material, the second conductor layer comprises a second material different from the first material, and the second conductor layer is in direct contact with the ferroelectric layer.

Abstract: Disclosed is a reconfigurable complementary metal oxide semiconductor (CMOS) device with multiple operating modes (e.g., frequency multiplication mode, etc.). The device includes an N-type field effect transistor (NFET) and a P-type field effect transistor (PFET), which are threshold voltage-programmable, which are connected in parallel, and which have electrically connected gates. The threshold voltages of the NFET and PFET can be concurrently programmed and the operating mode of the device can be set depending upon the specific combination of threshold voltages achieved in the NFET and PFET. Optionally, the threshold voltages of the NFET and PFET can be concurrently reprogrammed to switch the operating mode. Such a device is relatively small and achieves frequency multiplication and other functions with minimal power consumption. Also disclosed are methods for forming the device and for reconfiguring the device (i.e., for concurrently programming the NFET and PFET to set or switch operating modes).

Abstract: A nonvolatile memory device is provided, the device comprising a ferroelectric memory capacitor arranged over a first active region contact of a first transistor and a gate contact of a second transistor, whereby the ferroelectric memory capacitor at least partially overlaps a gate of the first transistor.

Abstract: Disclosed is a reconfigurable complementary metal oxide semiconductor (CMOS) device with multiple operating modes (e.g., frequency multiplication mode, etc.). The device includes an N-type field effect transistor (NFET) and a P-type field effect transistor (PFET), which are threshold voltage-programmable, which are connected in parallel, and which have electrically connected gates. The threshold voltages of the NFET and PFET can be concurrently programmed and the operating mode of the device can be set depending upon the specific combination of threshold voltages achieved in the NFET and PFET. Optionally, the threshold voltages of the NFET and PFET can be concurrently reprogrammed to switch the operating mode. Such a device is relatively small and achieves frequency multiplication and other functions with minimal power consumption. Also disclosed are methods for forming the device and for reconfiguring the device (i.e., for concurrently programming the NFET and PFET to set or switch operating modes).

Abstract: A non-volatile memory (NVM) structure includes a first memory device including: a first inter-poly dielectric defined by an isolation layer over a first semiconductor layer over an insulator layer (SOI) stack over a bulk semiconductor substrate, a first tunneling insulator defined by the insulator layer, a first floating gate defined by the semiconductor layer of the SOI stack, and a first channel region defined in the bulk semiconductor substrate between a source region and a drain region. The memory device may also include a control gate over the SOI stack, an erase gate over a source region in the bulk substrate, and a bitline contact coupled to a drain region in the bulk substrate. The NVM structure may also include another memory device similar to the first memory device and sharing the source region.

Abstract: A nonvolatile memory device is provided, the device comprising a ferroelectric memory capacitor arranged over a first active region contact of a first transistor and a gate contact of a second transistor, whereby the ferroelectric memory capacitor at least partially overlaps a gate of the first transistor.

Abstract: A non-volatile memory (NVM) structure includes a first memory device including: a first inter-poly dielectric defined by an isolation layer over a first semiconductor layer over an insulator layer (SOI) stack over a bulk semiconductor substrate, a first tunneling insulator defined by the insulator layer, a first floating gate defined by the semiconductor layer of the SOI stack, and a first channel region defined in the bulk semiconductor substrate between a source region and a drain region. The memory device may also include a control gate over the SOI stack, an erase gate over a source region in the bulk substrate, and a bitline contact coupled to a drain region in the bulk substrate. The NVM structure may also include another memory device similar to the first memory device and sharing the source region.

Abstract: Disclosed is a reconfigurable complementary metal oxide semiconductor (CMOS) device with multiple operating modes (e.g., frequency multiplication mode, etc.). The device includes an N-type field effect transistor (NFET) and a P-type field effect transistor (PFET), which are threshold voltage-programmable, which are connected in parallel, and which have electrically connected gates. The threshold voltages of the NFET and PFET can be concurrently programmed and the operating mode of the device can be set depending upon the specific combination of threshold voltages achieved in the NFET and PFET. Optionally, the threshold voltages of the NFET and PFET can be concurrently reprogrammed to switch the operating mode. Such a device is relatively small and achieves frequency multiplication and other functions with minimal power consumption. Also disclosed are methods for forming the device and for reconfiguring the device (i.e., for concurrently programming the NFET and PFET to set or switch operating modes).

Abstract: An assembly and a method for connecting ends of generator stator coils with a manifold are presented. The assembly includes an adapter having a sleeve connection conduit connected to a sleeve of the manifold and two hose connection conduits. Two hoses are connected between the two hose connection conduits and end of top stator coil and end of bottom stator coil respectively. The adapter provides two separate coolant flow paths from one sleeve of the manifold to the top stator coil and the bottom stator coil through two hoses. The assembly provides a simple modification to resolve connection issues between generator stator coils and manifold during stator coil rewinding as well as a possibility to monitor coolant temperatures of top and bottom stator coils independently.

Abstract: The present disclosure relates to semiconductor structures and, more particularly, to rounded shaped transistors and methods of manufacture. The structure includes a gate structure composed of a metal electrode and a rounded ferroelectric material which overlaps an active area in a width direction into an isolation region.

Abstract: The present disclosure relates to semiconductor structures and, more particularly, to rounded shaped transistors and methods of manufacture. The structure includes a gate structure composed of a metal electrode and a rounded ferroelectric material which overlaps an active area in a width direction into an isolation region.

Abstract: An assembly and a method for connecting ends of generator stator coils with a manifold are presented. The assembly includes an adapter having a sleeve connection conduit connected to a sleeve of the manifold and two hose connection conduits. Two hoses are connected between the two hose connection conduits and end of top stator coil and end of bottom stator coil respectively. The adapter provides two separate coolant flow paths from one sleeve of the manifold to the top stator coil and the bottom stator coil through two hoses. The assembly provides a simple modification to resolve connection issues between generator stator coils and manifold during stator coil rewinding as well as a possibility to monitor coolant temperatures of top and bottom stator coils independently.

Abstract: Methods of forming a buffer layer to imprint ferroelectric phase in a ferroelectric layer and the resulting devices are provided. Embodiments include forming a substrate; forming a buffer layer over the substrate; forming a ferroelectric layer over the buffer layer; forming a channel layer over the ferroelectric layer; forming a gate oxide layer over a portion of the channel layer; and forming a gate over the gate oxide layer.

Abstract: A bushing for a high-pressure discharge lamp, which is suitable for connecting an electrode in the interior of a ceramic discharge vessel to a supply lead in a gastight manner on the exterior of the discharge vessel, wherein the bushing is an electrically conductive ceramic composite consisting of a mixture of LaB6 and at least one second material from the group Al2O3, Dy2Al5O12, AlN, AlON and Dy2O3 is disclosed.

Abstract: A high-pressure discharge lamp having an ignition aid may be provided, having a discharge vessel that is surrounded by gas, wherein the discharge vessel includes two ends having fusings in which electrodes are secured, wherein an ignition aid is fastened on at least one fusing, wherein the ignition aid has a local field amplifier in the form of a tip or a curved part, wherein the ignition aid is configured to cause a corona discharge in the surrounding gas which emits UV radiation into the discharge vessel.

Abstract: A bushing for a high-pressure discharge lamp, which is suitable for connecting an electrode in the interior of a ceramic discharge vessel to a supply lead in a gastight manner on the exterior of the discharge vessel, wherein the bushing is an electrically conductive ceramic composite consisting of a mixture of LaB6 and at least one second material from the group Al2O3, Dy2Al5O12, AlN, AlON and Dy2O3 is disclosed.

Abstract: A high-pressure discharge lamp having an ignition aid may be provided, having a discharge vessel that is surrounded by gas, wherein the discharge vessel includes two ends having fusings in which electrodes are secured, wherein an ignition aid is fastened on at least one fusing, wherein the ignition aid has a local field amplifier in the form of a tip or a curved part, wherein the ignition aid is configured to cause a corona discharge in the surrounding gas which emits UV radiation into the discharge vessel.

Abstract: A high pressure discharge lamp with a capacitive starting aid is provided. The high pressure discharge lamp may include an outer bulb; a discharge vessel that is accommodated in the outer bulb, the discharge vessel comprising at least one end with a seal in which an electrode system is fastened; a frame holding the discharge vessel in the outer bulb; and a starting aid fastened on the seal. The starting aid may have two functional parts.