Patents by Inventor Stefan Herzer

Stefan Herzer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240146177
    Abstract: A gate driver circuit includes a charge pump circuit, a gate pull-up transistor, a resistor, and a capacitor. The charge pump circuit includes an output. The gate pull-up transistor includes a first current terminal, a second current terminal, and a control terminal. The first current terminal is coupled to the output of the charge pump circuit. The second current terminal is coupled to a gate drive output terminal. The resistor is coupled between the power input terminal and the control terminal. The capacitor is coupled between the control terminal and a ground terminal.
    Type: Application
    Filed: October 27, 2022
    Publication date: May 2, 2024
    Inventors: Syed Wasif MEHDI, Stefan HERZER
  • Publication number: 20240146298
    Abstract: In described examples, an integrated circuit includes first and second current sources, first and second switches, a dV/dt phase detector, a control circuit, and source, gate, and drain terminals for coupling to, respectively, a source, gate, and drain of a power FET. The first switch is coupled between the first current source and the gate terminal. The second switch is coupled between the second current source and the gate terminal. The dV/dt phase detector detects a dV/dt phase of the power FET and outputs to the control circuit. The control circuit controls the first and second switches to perform a turn-on sequence of the power FET, including: closing the first switch while keeping the second switch open; and after receiving a signal from the dV/dt phase detector indicating the dV/dt phase has started, opening the first switch, and closing the second switch.
    Type: Application
    Filed: October 31, 2022
    Publication date: May 2, 2024
    Inventors: Raveesh Magod Ramakrishna, Maik Peter Kaufmann, Michael Lueders, Johan Strydom, Stefan Herzer
  • Publication number: 20240113611
    Abstract: A circuit includes a half-bridge circuit is configured to provide a switching voltage responsive to respective high-side and low-side drive signals. High-side slew control circuitry is configured to provide a high-side slew-compensated control signal responsive to a high-side enable signal and a slew current signal representative of a slew rate at a switching output. A high-side driver is configured to provide the high-side drive signal responsive to the high-side slew-compensated control signal. Low-side slew control circuitry is configured to provide a low-side slew-compensated drive signal responsive to a low-side enable signal and the slew current signal. A low-side driver is configured to provide the low-side drive signal responsive to the low-side slew-compensated control signal. A capacitor is coupled between the high-side and low-side slew control circuitry and is configured to convert the slew rate to the slew current signal.
    Type: Application
    Filed: September 29, 2022
    Publication date: April 4, 2024
    Inventors: Maik Peter KAUFMANN, Stefan HERZER, Michael LUEDERS
  • Publication number: 20230387817
    Abstract: A voltage converter includes a switch network, a rectifier, and a transformer coupled between the switch network and the rectifier. The voltage converter includes an adaptive ON-time generation circuit having a control input and a control output, the control input. The adaptive ON-time generation circuit is configured to receive a WAKE signal to turn ON the switch network, generate a signal indicative of an OFF time of the switch network, and determine an ON time for the switch network based on the signal indicative of the OFF time.
    Type: Application
    Filed: May 31, 2022
    Publication date: November 30, 2023
    Inventors: Sombuddha CHAKRABORTY, Taisuke KAZAMA, Nicola BERTONI, Dongbin HOU, Raul BLECIC, Stefan HERZER
  • Patent number: 11695320
    Abstract: In some examples, a circuit includes a resistor network, a filter, a current generator, and a capacitor. The resistor network has a resistor network output and is adapted to be coupled between a switch terminal of a power converter (104) and a ground terminal. The filter has a filter input and a filter output, the filter input coupled to the resistor network output. The current generator has a current generator output and first and second current generator inputs, the first current generator input configured to receive an input voltage and the second current generator input coupled to the filter output. The capacitor is coupled between the current generator output and the ground terminal.
    Type: Grant
    Filed: March 26, 2021
    Date of Patent: July 4, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Zhangyi Xie, Neil Gibson, Stefan Herzer
  • Patent number: 11616038
    Abstract: A semiconductor die includes a substrate and an integrated circuit provided on the substrate and having contacts. An electrically conductive layer is provided on the integrated circuit and defines electrically conductive elements electrically connected to the contacts. Electrically conductive interconnects coupled with respective electrically conductive elements. The electrically conductive interconnects have at least one of different sizes or shapes from one another.
    Type: Grant
    Filed: November 10, 2020
    Date of Patent: March 28, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Patrick Francis Thompson, Christopher Daniel Manack, Stefan Herzer, Rakshit Agrawal
  • Publication number: 20230059848
    Abstract: A device includes a die with a metallization stack. The device includes a substrate with a first region, a second region and a third region that underly the metallization stack and a first isolation trench filled with a polymer dielectric that extends between the first region and the second region of the substrate. The device also includes a second isolation trench filled with the polymer dielectric that extends between the second region and the third region. The polymer dielectric overlays a periphery of the substrate.
    Type: Application
    Filed: May 31, 2022
    Publication date: February 23, 2023
    Inventors: Scott Robert Summerfelt, Benjamin Stassen Cook, Simon Joshua Jacobs, Stefan Herzer
  • Patent number: 11581810
    Abstract: A voltage regulation circuit includes a switching output terminal, a high-side output transistor, a low-side output transistor, a high-side replica transistor, a low-side replica transistor, and a comparator circuit. The high-side output transistor is configured to drive the switching output terminal. The low-side output transistor is configured to drive the switching output terminal. The high-side replica transistor is coupled to the high-side output transistor. The low-side replica transistor is coupled to the high-side replica transistor and the low-side output transistor. The comparator circuit is coupled to the high-side replica transistor and the low-side replica transistor, and is configured to compare a signal received from both the high-side replica transistor and the low-side replica transistor to a ramp signal.
    Type: Grant
    Filed: July 15, 2021
    Date of Patent: February 14, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Neil Gibson, Stefan Herzer
  • Patent number: 11569741
    Abstract: In some examples, a circuit comprises a first field effect transistor (FET) having a first gate adapted to couple to a reference voltage source, a first source coupled to a first current source, and a first drain coupled to a second current source. The circuit comprises a second FET having a second gate coupled to the first drain, a second drain coupled to the first current source, and a second source coupled to a first resistor. The circuit comprises a third FET having a third gate adapted to couple to a feedback loop of a voltage converter, a third source coupled to a third current source, and a third drain coupled to a fourth current source. The circuit comprises a fourth FET having a fourth gate coupled to the third drain, a fourth drain coupled to the third current source, and a fourth source coupled to a second resistor.
    Type: Grant
    Filed: November 17, 2020
    Date of Patent: January 31, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Neil Gibson, Stefan Herzer
  • Publication number: 20220244638
    Abstract: A permanent resist, such as TMMF, is used when patterning conductive material on a substrate, enabling lines that have a higher line-to-space ratio (L/S) or a higher aspect ratio (T/L) or both. Pattern density can thus be increased, allowing for improved performance (e.g., greater efficiency, in the case of transformer coil patterning) and greater heat dissipation. As examples, the permanent-resist-based patterning fabrication methods can be used to create transformer coils within an integrated circuit (IC) module, or a routable lead frame for one or more IC dies.
    Type: Application
    Filed: October 28, 2021
    Publication date: August 4, 2022
    Inventors: Hidetoshi Inoue, Kenji Kawano, Yuki Sato, Takafumi Ando, Michael Lueders, Stefan Herzer, Jeffrey Morroni
  • Publication number: 20220158554
    Abstract: In some examples, a circuit comprises a first field effect transistor (FET) having a first gate adapted to couple to a reference voltage source, a first source coupled to a first current source, and a first drain coupled to a second current source. The circuit comprises a second FET having a second gate coupled to the first drain, a second drain coupled to the first current source, and a second source coupled to a first resistor. The circuit comprises a third FET having a third gate adapted to couple to a feedback loop of a voltage converter, a third source coupled to a third current source, and a third drain coupled to a fourth current source. The circuit comprises a fourth FET having a fourth gate coupled to the third drain, a fourth drain coupled to the third current source, and a fourth source coupled to a second resistor.
    Type: Application
    Filed: November 17, 2020
    Publication date: May 19, 2022
    Inventors: Neil GIBSON, Stefan HERZER
  • Publication number: 20220158537
    Abstract: In some examples, a circuit includes a resistor network, a filter, a current generator, and a capacitor. The resistor network has a resistor network output and is adapted to be coupled between a switch terminal of a power converter (104) and a ground terminal. The filter has a filter input and a filter output, the filter input coupled to the resistor network output. The current generator has a current generator output and first and second current generator inputs, the first current generator input configured to receive an input voltage and the second current generator input coupled to the filter output. The capacitor is coupled between the current generator output and the ground terminal.
    Type: Application
    Filed: March 26, 2021
    Publication date: May 19, 2022
    Inventors: Zhangyi Xie, Neil Gibson, Stefan Herzer
  • Publication number: 20220059439
    Abstract: A method includes performing a non-screen printing process that deposits solder on a lead frame or on conductive features of a semiconductor die or wafer, or on or in a conductive via of a laminate structure. The method further comprises engaging the semiconductor die to the lead frame, performing a thermal process that reflows the solder, performing a molding process that forms a package structure which encloses the semiconductor die and a portion of the lead frame, and separating a packaged electronic device from a remaining portion of the lead frame.
    Type: Application
    Filed: August 21, 2020
    Publication date: February 24, 2022
    Applicant: Texas Instruments Incorporated
    Inventors: Robert Allan Neidorff, Benjamin Cook, Stefan Herzer
  • Patent number: 11195958
    Abstract: A semiconductor device with an isolation structure and a trench capacitor, each formed using a single resist mask for etching corresponding first and second trenches of different widths and different depths, with dielectric liners formed on the trench sidewalls and polysilicon filling the trenches and deep doped regions surrounding the trenches, including conductive features of a metallization structure that connect the polysilicon of the isolation structure trench to the deep doped region to form an isolation structure.
    Type: Grant
    Filed: September 17, 2020
    Date of Patent: December 7, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Binghua Hu, Alexei Sadovnikov, Abbas Ali, Yanbiao Pan, Stefan Herzer
  • Publication number: 20210344272
    Abstract: A voltage regulation circuit includes a switching output terminal, a high-side output transistor, a low-side output transistor, a high-side replica transistor, a low-side replica transistor, and a comparator circuit. The high-side output transistor is configured to drive the switching output terminal. The low-side output transistor is configured to drive the switching output terminal. The high-side replica transistor is coupled to the high-side output transistor. The low-side replica transistor is coupled to the high-side replica transistor and the low-side output transistor. The comparator circuit is coupled to the high-side replica transistor and the low-side replica transistor, and is configured to compare a signal received from both the high-side replica transistor and the low-side replica transistor to a ramp signal.
    Type: Application
    Filed: July 15, 2021
    Publication date: November 4, 2021
    Inventors: Neil GIBSON, Stefan HERZER
  • Patent number: 11139365
    Abstract: An integrated circuit comprising: a source comprising an output port; a set of serially-connected resistors electrically coupled to the output port of the source; a comparator comprising a first input port, a second input port, and an output port; a set of switches, each switch in the set of switches comprising a first terminal electrically coupled to the first input port of the comparator, and a second terminal electrically coupled to the set of serially-connected resistors; a current source comprising an output port electrically coupled to the second input port of the comparator; and a pin electrically coupled to the output port of the current source.
    Type: Grant
    Filed: May 9, 2018
    Date of Patent: October 5, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Michael Uwe Schlenker, Stefan Herzer, Konrad Wagensohner
  • Patent number: 11095220
    Abstract: A voltage regulation circuit includes a switching output terminal, a high-side output transistor, a low-side output transistor, a high-side replica transistor, a low-side replica transistor, and a comparator circuit. The high-side output transistor is configured to drive the switching output terminal. The low-side output transistor is configured to drive the switching output terminal. The high-side replica transistor is coupled to the high-side output transistor. The low-side replica transistor is coupled to the high-side replica transistor and the low-side output transistor. The comparator circuit is coupled to the high-side replica transistor and the low-side replica transistor, and is configured to compare a signal received from both the high-side replica transistor and the low-side replica transistor to a ramp signal.
    Type: Grant
    Filed: November 25, 2019
    Date of Patent: August 17, 2021
    Assignee: Texas Instruments Incorporated
    Inventors: Neil Gibson, Stefan Herzer
  • Publication number: 20210159787
    Abstract: A voltage regulation circuit includes a switching output terminal, a high-side output transistor, a low-side output transistor, a high-side replica transistor, a low-side replica transistor, and a comparator circuit. The high-side output transistor is configured to drive the switching output terminal. The low-side output transistor is configured to drive the switching output terminal. The high-side replica transistor is coupled to the high-side output transistor. The low-side replica transistor is coupled to the high-side replica transistor and the low-side output transistor. The comparator circuit is coupled to the high-side replica transistor and the low-side replica transistor, and is configured to compare a signal received from both the high-side replica transistor and the low-side replica transistor to a ramp signal.
    Type: Application
    Filed: November 25, 2019
    Publication date: May 27, 2021
    Inventors: Neil GIBSON, Stefan HERZER
  • Patent number: 10992229
    Abstract: An electrical system includes: 1) a buck converter; 2) a battery coupled to an input of the buck converter; and 3) a load coupled to an output of the buck converter. The buck converter includes a high-side switch, a low-side switch, and regulation loop circuitry coupled to the high-side switch and the low-side switch. The regulation loop circuitry includes a comparator with preamplifier gain adjustment circuitry configured to adjust a preamplifier gain of the comparator based on an overdrive voltage.
    Type: Grant
    Filed: October 17, 2019
    Date of Patent: April 27, 2021
    Assignee: Texas Instruments Incorporated
    Inventors: Gerhard Thiele, Manuel Wiersch, Antonio Priego, Johann Erich Bayer, Stefan Herzer
  • Publication number: 20210066229
    Abstract: A semiconductor die includes a substrate and an integrated circuit provided on the substrate and having contacts. An electrically conductive layer is provided on the integrated circuit and defines electrically conductive elements electrically connected to the contacts. Electrically conductive interconnects coupled with respective electrically conductive elements. The electrically conductive interconnects have at least one of different sizes or shapes from one another.
    Type: Application
    Filed: November 10, 2020
    Publication date: March 4, 2021
    Inventors: PATRICK FRANCIS THOMPSON, CHRISTOPHER DANIEL MANACK, STEFAN HERZER, RAKSHIT AGRAWAL