Patents by Inventor Stephan Courcambeck
Stephan Courcambeck has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11143701Abstract: A method for managing a product includes: placing an integrated circuit in a bootstrap mode with debugging prohibition in response to each reset or power-up of the integrated circuit and in an absence of a reception, on a test access port of the product, of a first command; and placing the integrated circuit in an analysis mode with debugging authorization in response to reception, on the test access port, of the first command following the reset or the power-up of the integrated circuit. Placing the integrated circuit in the analysis mode is maintained at least as long as a second command has not been received on the test access port. Placing the integrated circuit in the bootstrap mode and placing the integrated circuit in the analysis mode are performed in response to a determination that the integrated circuit has never before been placed in the analysis mode with debugging authorization.Type: GrantFiled: June 23, 2020Date of Patent: October 12, 2021Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Lionel Sinegre, Eric Sagnard, Stephan Courcambeck, William Orlando, Layachi Daineche
-
Publication number: 20200319247Abstract: A method for managing a product includes: placing an integrated circuit in a bootstrap mode with debugging prohibition in response to each reset or power-up of the integrated circuit and in an absence of a reception, on a test access port of the product, of a first command; and placing the integrated circuit in an analysis mode with debugging authorization in response to reception, on the test access port, of the first command following the reset or the power-up of the integrated circuit. Placing the integrated circuit in the analysis mode is maintained at least as long as a second command has not been received on the test access port. Placing the integrated circuit in the bootstrap mode and placing the integrated circuit in the analysis mode are performed in response to a determination that the integrated circuit has never before been placed in the analysis mode with debugging authorization.Type: ApplicationFiled: June 23, 2020Publication date: October 8, 2020Inventors: Lionel Sinegre, Eric Sagnard, Stephan Courcambeck, William Orlando, Layachi Daineche
-
Patent number: 10705141Abstract: A method for managing a product includes: placing an integrated circuit in a bootstrap mode with debugging prohibition in response to each reset or power-up of the integrated circuit and in an absence of a reception, on a test access port of the product, of a first command; and placing the integrated circuit in an analysis mode with debugging authorization in response to reception, on the test access port, of the first command following the reset or the power-up of the integrated circuit. Placing the integrated circuit in the analysis mode is maintained at least as long as a second command has not been received on the test access port. Placing the integrated circuit in the bootstrap mode and placing the integrated circuit in the analysis mode are performed in response to a determination that the integrated circuit has never before been placed in the analysis mode with debugging authorization.Type: GrantFiled: October 10, 2018Date of Patent: July 7, 2020Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Lionel Sinegre, Eric Sagnard, Stephan Courcambeck, William Orlando, Layachi Daineche
-
Publication number: 20190107576Abstract: A method for managing a product includes: placing an integrated circuit in a bootstrap mode with debugging prohibition in response to each reset or power-up of the integrated circuit and in an absence of a reception, on a test access port of the product, of a first command; and placing the integrated circuit in an analysis mode with debugging authorization in response to reception, on the test access port, of the first command following the reset or the power-up of the integrated circuit. Placing the integrated circuit in the analysis mode is maintained at least as long as a second command has not been received on the test access port. Placing the integrated circuit in the bootstrap mode and placing the integrated circuit in the analysis mode are performed in response to a determination that the integrated circuit has never before been placed in the analysis mode with debugging authorization.Type: ApplicationFiled: October 10, 2018Publication date: April 11, 2019Inventors: Lionel Sinegre, Eric Sagnard, Stephan Courcambeck, William Orlando, Layachi Daineche
-
Patent number: 8996874Abstract: A method for authorizing an access to a table of address correspondence between a multitask CPU and at least one memory containing several programs, consisting of calculating, on each task change of the CPU, a signature of at least part of the program instruction lines, and checking the conformity of this signature with a signature recorded upon previous execution of the involved program.Type: GrantFiled: April 1, 2004Date of Patent: March 31, 2015Assignee: STMicroelectronics SAInventors: Stéphan Courcambeck, Claude Anguille
-
Patent number: 8782367Abstract: A circuit for controlling the access to at least one area of a memory accessible by a program execution unit, including a first instruction address input; at least one second data address input, the addresses coming from the execution unit; at least one function of correlation of these addresses; and at least one output of a bit for validating the fulfilling of conditions set by the correlation function.Type: GrantFiled: December 18, 2007Date of Patent: July 15, 2014Assignee: STMicroelectronics S.A.Inventors: Stéphan Courcambeck, Albert Martinez, Jean Nicolai, William Orlando
-
Patent number: 7779289Abstract: A method and a system of sharing of a clock by an electronic circuit between at least one first task clocked by at least one first counter and at least one second task clocked by a second counter, the two counters varying at the rate of said clock, the content of the first counter plus or minus an offset value being, on each execution of the second task, assigned to the second counter.Type: GrantFiled: February 14, 2007Date of Patent: August 17, 2010Assignee: STMicroelectronics S.A.Inventors: William Orlando, Stéphan Courcambeck
-
Patent number: 7747791Abstract: A method and a system of access control between a main processor and peripherals connected by a communication bus, including assigning, to all or part of the programs to be executed by the main processor, at least one token selectively authorizing access to one or several of said peripherals, said token being provided at least initially by an auxiliary processor exploiting a memory distinct from that of the main processor; and checking, for each request of access of one of said programs to one of said peripherals, the presence of said authorization token for the access to the concerned peripheral.Type: GrantFiled: September 3, 2004Date of Patent: June 29, 2010Assignee: STMicroelectronics S.A.Inventors: Bernard Kasser, William Orlando, Stephan Courcambeck
-
Publication number: 20080155188Abstract: A circuit for controlling the access to at least one area of a memory accessible by a program execution unit, including a first instruction address input; at least one second data address input, the addresses coming from the execution unit; at least one function of correlation of these addresses; and at least one output of a bit for validating the fulfilling of conditions set by the correlation function.Type: ApplicationFiled: December 18, 2007Publication date: June 26, 2008Applicant: STMicroelectronics S.A.Inventors: Stephan Courcambeck, Albert Martinez, Jean Nicolai, William Orlando
-
Patent number: 7333613Abstract: A method of cyphering, by an integrated processor, of a set of data to be stored in a memory, including performing, in a continuous operation following a data flow, the steps of dividing the data flow into blocks of predetermined size and, for each block: generating a cyphering key using a pseudo-random generator implementing a continuous algorithm of cyphering according to a key specific to the integrated circuit and of an initialization vector changing for each block; combining the data block and the corresponding key in a continuous operation; and storing in the memory each cyphered block and the initialization vector used to cypher it.Type: GrantFiled: April 17, 2003Date of Patent: February 19, 2008Assignee: STMicroelectronics S.A.Inventors: Stephan Courcambeck, Claude Anguille
-
Publication number: 20070220297Abstract: A method and a system of sharing of a clock by an electronic circuit between at least one first task clocked by at least one first counter and at least one second task clocked by a second counter, the two counters varying at the rate of said clock, the content of the first counter plus or minus an offset value being, on each execution of the second task, assigned to the second counter.Type: ApplicationFiled: February 14, 2007Publication date: September 20, 2007Applicant: STMicroelectronics S.A.Inventors: William Orlando, Stephan Courcambeck
-
Publication number: 20050055477Abstract: A method and a system of access control between a main processor and peripherals connected by a communication bus, consisting of: assigning, to all or part of the programs to be executed by the main processor, at least one token selectively authorizing access to one or several of said peripherals, said token being provided at least initially by an auxiliary processor exploiting a memory distinct from that of the main processor; and checking, for each request of access of one of said programs to one of said peripherals, the presence of said authorization token for the access to the concerned peripheral.Type: ApplicationFiled: September 3, 2004Publication date: March 10, 2005Applicant: STMicroelectronics S.A.Inventors: Bernard Kasser, William Orlando, Stephan Courcambeck
-
Publication number: 20040255124Abstract: A method for authorizing an access to a table of address correspondence between a multitask CPU and at least one memory containing several programs, consisting of calculating, on each task change of the CPU, a signature of at least part of the program instruction lines, and checking the conformity of this signature with a signature recorded upon previous execution of the involved program.Type: ApplicationFiled: April 1, 2004Publication date: December 16, 2004Inventors: Stephan Courcambeck, Claude Anguille
-
Publication number: 20040093507Abstract: A circuit for verifying the integrity of a software code executed by a processor, comprising transferring, by blocks, the software code from a storage memory external to the processor and of executing, in parallel with the execution of the software code, an algorithm of verification of the software code by means of a dedicated circuit, separate from said processor for executing the software code.Type: ApplicationFiled: June 26, 2003Publication date: May 13, 2004Inventors: Stephan Courcambeck, William Orlando
-
Publication number: 20030198344Abstract: A method of cyphering by an integrated processor of a set of data to be stored in a memory, consisting of performing, in a continuous operation following a data flow, the steps of dividing the data flow into blocks of predetermined size and, for each block: generating a cyphering key by means of a pseudo-random generator implementing a continuous algorithm of cyphering according to a key specific to the integrated circuit and of an initialization vector changing for each block; combining the data block and the corresponding key in a continuous operation; and storing in said memory each cyphered block and the initialization vector used to cypher it.Type: ApplicationFiled: April 17, 2003Publication date: October 23, 2003Inventors: Stephan Courcambeck, Claude Anguille