Patents by Inventor Stephan Mechnig
Stephan Mechnig has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10317252Abstract: In accordance with an embodiment, a method of performing a measurement with a capacitive sensor includes generating a periodic excitation signal that includes a series of pulses and smoothing edge transitions of the series of pulses to form a shaped periodic excitation signal that includes a flat region between the smoothed edge transitions. The method further includes providing the shaped periodic excitation signal to a first port of the capacitive sensor and measuring a signal provided by a second port of the capacitive sensor.Type: GrantFiled: March 18, 2016Date of Patent: June 11, 2019Assignee: INFINEON TECHNOLOGIES AGInventors: Andreas Wiesbauer, Christian Ebner, Ernesto Romani, Stephan Mechnig, Georgi Panov, Christian Jenkner, Benno Muehlbacher
-
Patent number: 10175130Abstract: An embodiment includes a method of performing a measurement using a micro-electro-mechanical system (MEMS) device that includes a plurality of MEMS sensors having different resonant frequencies. The method includes applying an excitation signal to a first port of the MEMS device such that each of the plurality of the MEMS sensors is stimulated by the excitation signal. The method further includes measuring a signal at a second port of the MEMS device and determining a measured value based on the measuring the signal.Type: GrantFiled: March 18, 2016Date of Patent: January 8, 2019Assignee: INFINEON TECHNOLOGIES AGInventors: Athanasios Kollias, Matthias Friedrich Herrmann, Christian Ebner, Ernesto Romani, Stephan Mechnig, Joseph Hufschmitt, Andreas Wiesbauer, Christian Jenkner
-
Patent number: 9976924Abstract: According to an embodiment, a sensor circuit includes a sigma-delta analog to digital converter (ADC), a dithered clock coupled to the sigma-delta ADC, and a supply voltage circuit coupled to the sigma-delta ADC. The sigma-delta ADC is configured to be coupled to a low frequency transducer, and the dithered clock is configured to control of the sigma-delta ADC based on a dithered clock signal.Type: GrantFiled: March 23, 2016Date of Patent: May 22, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Dietmar Straeussnigg, Christian Ebner, Ernesto Romani, Stephan Mechnig, Andreas Wiesbauer, Christian Jenkner
-
Patent number: 9897504Abstract: A measurement method includes generating, by a sensor, a response signal in response to an excitation signal. The method also includes generating a sampling clock signal in accordance with a pseudo-random jitter, and sampling the response signal in accordance with the sampling clock signal to determine a plurality of digital samples. The method also includes combining the plurality of digital samples to form a measurement sample.Type: GrantFiled: March 30, 2016Date of Patent: February 20, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Andreas Wiesbauer, Christian Ebner, Ernesto Romani, Stephan Mechnig, Joseph Hufschmitt, Christian Jenkner, Francesco Polo
-
Publication number: 20170023429Abstract: According to an embodiment, a sensor circuit includes a sigma-delta analog to digital converter (ADC), a dithered clock coupled to the sigma-delta ADC, and a supply voltage circuit coupled to the sigma-delta ADC. The sigma-delta ADC is configured to be coupled to a low frequency transducer, and the dithered clock is configured to control of the sigma-delta ADC based on a dithered clock signal.Type: ApplicationFiled: March 23, 2016Publication date: January 26, 2017Inventors: Dietmar Straeussnigg, Christian Ebner, Ernesto Romani, Stephan Mechnig, Andreas Wiesbauer, Christian Jenkner
-
Publication number: 20160305997Abstract: In accordance with an embodiment, a method of performing a measurement with a capacitive sensor includes generating a periodic excitation signal that includes a series of pulses and smoothing edge transitions of the series of pulses to form a shaped periodic excitation signal that includes a flat region between the smoothed edge transitions. The method further includes providing the shaped periodic excitation signal to a first port of the capacitive sensor and measuring a signal provided by a second port of the capacitive sensor.Type: ApplicationFiled: March 18, 2016Publication date: October 20, 2016Inventors: Andreas Wiesbauer, Christian Ebner, Ernesto Romani, Stephan Mechnig, Georgi Panov, Christian Jenkner, Benno Muehlbacher
-
Publication number: 20160305838Abstract: A measurement method includes generating, by a sensor, a response signal in response to an excitation signal. The method also includes generating a sampling clock signal in accordance with a pseudo-random jitter, and sampling the response signal in accordance with the sampling clock signal to determine a plurality of digital samples. The method also includes combining the plurality of digital samples to form a measurement sample.Type: ApplicationFiled: March 30, 2016Publication date: October 20, 2016Inventors: Andreas Wiesbauer, Christian Ebner, Ernesto Romani, Stephan Mechnig, Joseph Hufschmitt, Christian Jenkner, Francesco Polo
-
Publication number: 20160305835Abstract: An embodiment includes a method of performing a measurement using a micro-electro-mechanical system (MEMS) device that includes a plurality of MEMS sensors having different resonant frequencies. The method includes applying an excitation signal to a first port of the MEMS device such that each of the plurality of the MEMS sensors is stimulated by the excitation signal. The method further includes measuring a signal at a second port of the MEMS device and determining a measured value based on the measuring the signal.Type: ApplicationFiled: March 18, 2016Publication date: October 20, 2016Inventors: Athanasios Kollias, Matthias Friedrich Herrmann, Christian Ebner, Ernesto Romani, Stephan Mechnig, Joseph Hufschmitt, Andreas Wiesbauer, Christian Jenkner
-
Patent number: 7982540Abstract: The invention proposes an integrated circuit arrangement (10) for generating a digital variable gain control signal (SA) for a digitally variable gain amplifier (14), comprising: a memory (16) for storing at least one digital signal sequence (DS) defining a time gain profile, a controller (18) for generating the digital variable gain control signal (SA) by reading out the memory (16), and a programming interface (20) for programming the memory (16). The integrated circuit arrangement (10) in accordance with the invention makes it possible to read out e.g. a gain characteristic as needed at the time for an ultrasound or radar application of a VGA in fast response at a defined rate from the memory (16).Type: GrantFiled: November 26, 2008Date of Patent: July 19, 2011Assignee: National Semiconductor Germany AGInventors: Stephan Mechnig, Vittorio Melini
-
Publication number: 20090289718Abstract: The invention proposes an integrated circuit arrangement (10) for generating a digital variable gain control signal (SA) for a digitally variable gain amplifier (14), comprising: a memory (16) for storing at least one digital signal sequence (DS) defining a time gain profile, a controller (18) for generating the digital variable gain control signal (SA) by reading out the memory (16), and a programming interface (20) for programming the memory (16). The integrated circuit arrangement (10) in accordance with the invention makes it possible to read out e.g. a gain characteristic as needed at the time for an ultrasound or radar application of a VGA in fast response at a defined rate from the memory (16).Type: ApplicationFiled: November 26, 2008Publication date: November 26, 2009Applicant: NATIONAL SEMICONDUCTOR GERMANY AGInventors: STEPHAN MECHNIG, VITTORIO MELINI
-
Patent number: 7561087Abstract: The invention relates to an integrated circuit arrangement (10) comprising at least one digital-analogue converter (12) with a multitude of current-source transistors (N1-N8) arranged parallel to each other for providing current components (I1-I8) that in each case are predetermined in a fixed manner and are used to form an analogue current signal, wherein control inputs of the current-source transistors (N1-N8) can be subjected to a shared adjustment potential by way of an adjustment potential line (14), which adjustment potential defines the individual current components (I1-I8), and comprising an adjustment circuit (16) for providing the adjustment potential at the adjustment potential line (14). In order to drastically reduce interference, in particular noise, in the individual current components (I1-I8), the integrated circuit arrangement (10) comprises an external connection (18), which is connected to the adjustment potential line (14) for connecting an external capacitor (C0).Type: GrantFiled: April 9, 2008Date of Patent: July 14, 2009Assignee: National Semiconductor Germany AGInventor: Stephan Mechnig
-
Publication number: 20080252501Abstract: The invention relates to an integrated circuit arrangement (10) comprising at least one digital-analogue converter (12) with a multitude of current-source transistors (N1-N8) arranged parallel to each other for providing current components (I1-I8) that in each case are predetermined in a fixed manner and are used to form an analogue current signal, wherein control inputs of the current-source transistors (N1-N8) can be subjected to a shared adjustment potential by way of an adjustment potential line (14), which adjustment potential defines the individual current components (I1-I8), and comprising an adjustment circuit (16) for providing the adjustment potential at the adjustment potential line (14). In order to drastically reduce interference, in particular noise, in the individual current components (I1-I8), the integrated circuit arrangement (10) comprises an external connection (18), which is connected to the adjustment potential line (14) for connecting an external capacitor (C0).Type: ApplicationFiled: April 9, 2008Publication date: October 16, 2008Applicant: NATIONAL SEMICONDUCTOR GERMANY AGInventor: STEPHAN MECHNIG
-
Publication number: 20070296511Abstract: The invention concerns the adjustment of an oscillation frequency of an oscillator, in particular the digital coarse adjustment of a PLL oscillator by means of a circuit arrangement comprising at least one pair of capacitors (C, C?), of which first terminals are connected with the oscillator, and second terminals can selectively be connected by means of a switching arrangement with a first reference potential (vss), in order to incorporate the capacitor pair (C, C?) into an oscillating circuit of the oscillator, wherein the circuit arrangement comprises: first FETs (T1, T1?) for the respective connection of the second terminals with the first reference potential (vss), a second FET (T2) for the connection of the second terminals with each other, and third FETs (T3, T3?) for the respective connection of the second terminals with a second reference potential (vdd), which differs from the first reference potential (vss).Type: ApplicationFiled: June 12, 2007Publication date: December 27, 2007Applicant: NATIONAL SEMICONDUCTOR GERMANY AGInventors: Christophe Holuigue, Stephan Mechnig
-
Patent number: 6919767Abstract: The invention relates to a circuit for low noise, fully differential amplification. A feedback signal (121) is detected in a differential output step of the differential amplification circuit by means of a voltage distributor formed by a first feedback resistance (119) and a second feedback resistance (120). A first output signal (111) is provided at a first output circuit node (117) and a second output signal (112) is provided at a second output circuit node (118). The respective first and second output signals (111) or (112) form a full output signal which corresponds to an input signal formed by a first and a second input signal (101) or (102). A load current (134), an input current (132) and a reference current (132) are established by means of a load current source (128), an input current source (131) and a reference current source (127).Type: GrantFiled: December 5, 2001Date of Patent: July 19, 2005Assignee: Infineon Technologies AGInventors: Stephan Mechnig, Markus Schimper, Ralf Schledz
-
Publication number: 20040046593Abstract: The invention relates to a circuit for low noise, fully differential amplification. A feedback signal (121) is detected in a differential output step of the differential amplification circuit by means of a voltage distributor formed by a first feedback resistance (119) and a second feedback resistance (120). A first output signal (111) is provided at a first output circuit node (117) and a second output signal (112) is provided at a second output circuit node (118). The respective first and second output signals (111) or (112) form a full output signal which corresponds to an input signal formed by a first and a second input signal (101) or (102). A load current (134), an input current (132) and a reference current (132) are established by means of a load current source (128), an input current source (131) and a reference current source (127).Type: ApplicationFiled: October 27, 2003Publication date: March 11, 2004Inventor: Stephan Mechnig