Patents by Inventor Stephen C. Root
Stephen C. Root has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6911827Abstract: A method comprises generating first and second current levels and measuring the first and second current levels. The method further comprises alternately generating the first and second current levels repeatedly to generate a periodic current waveform, and measuring the voltage at at least one port in a system a plurality of times to obtain a plurality of sets of voltage measurements. The plurality of sets of voltage measurements are averaged. The method further comprises alternately generating the first and second current levels repeatedly at a predetermined number of different clock frequencies, determining a Fourier component of the averaged voltage measurements to determine clock frequency-dependent noises, removing the clock frequency-dependent noises to generate a filtered average voltage, and determining an impedance by dividing a Fourier component of the filtered average voltage by a Fourier component of the periodic current waveform having alternating first and second current levels.Type: GrantFiled: October 21, 2002Date of Patent: June 28, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Isaac Kantorovich, Christopher L. Houghton, Stephen C. Root, James J. St. Laurent
-
Publication number: 20040075451Abstract: A method comprises generating a first current level, measuring the first current level, generating a second current level, and measuring the second current level. The method further comprises alternately generating the first and second current levels repeatedly to generate a generate a periodic current waveform, and measuring the voltage at at least one port in a system a plurality of times to obtain a plurality of sets of voltage measurements. The plurality of sets of voltage measurements are averaged.Type: ApplicationFiled: October 21, 2002Publication date: April 22, 2004Inventors: Isaac Kantorovich, Christopher L. Houghton, Stephen C. Root, James J. St.Laurent
-
Patent number: 6681295Abstract: A computer system has a set-associative, multi-way cache system, in which at least one way is designated as a fast lane, and remaining way(s) are designated slow lanes. Any data that needs to be loaded into cache, but is not likely to be needed again in the future, preferably is loaded into the fast lane. Data loaded into the fast lane is earmarked for immediate replacement. Data loaded into the slow lanes preferably is data that may not needed again in the near future. Slow data is kept in cache to permit it to be reused if necessary. The high-performance mechanism of data access in a modem microprocessor is with a prefetch; data is moved, with a special prefetch instruction, into cache prior to its intended use. The prefetch instruction requires less machine resources, than carrying out the same intent with an ordinary load instruction. So, the slow-lane, fast-lane decision is accomplished by having a multiplicity of prefetch instructions.Type: GrantFiled: August 31, 2000Date of Patent: January 20, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Stephen C. Root, Richard E. Kessler, David H. Asher, Brian Lilly
-
Patent number: 6163821Abstract: A computer method and apparatus causes the load-store instruction grouping in a microprocessor instruction pipeline to be disrupted at appropriate times. The computer method and apparatus employs a memory access member which periodically stalls the issuance of store instructions when there are prior store instructions pending in the store queue. The periodic stalls bias the issue stage to issue load groups and store instruction groups. In the latter case, the store queue is free to update the data cache with the data from previous store instructions. Thus, the invention memory access member biases issuance of store instructions in a manner that prevents the store queue from becoming full, and as such enables the store queue to write to the data cache before the store queue becomes full.Type: GrantFiled: December 18, 1998Date of Patent: December 19, 2000Assignee: Compaq Computer CorporationInventors: James B. Keller, Richard E. Kessler, Stephen C. Root, Paul Geoffrey Lowney
-
Patent number: 6119075Abstract: Provided is a method for estimating statistics of properties of interactions among instructions processed in a pipeline of a computer system, the pipeline having a plurality of processing stages. Instructions are fetched into a first stage of the pipeline. A set of instructions are randomly selected from the fetched instructions, a subset of the set of selected instructions concurrently executing with each other. A distances between the set of selected instructions is specified, and state information of the computer system is recorded while the set of selected instructions is being processed by the pipeline. The recorded state information is communicated to software where it is statistically analyzed for a plurality of sets of selected instructions to estimate statistics of the interactions among sets of selected instructions.Type: GrantFiled: November 26, 1997Date of Patent: September 12, 2000Assignee: Digital Equipment CorporationInventors: Jeffrey Dean, James E. Hicks, Stephen C. Root, Carl A. Waldspurger, William E. Weihl
-
Patent number: 5802373Abstract: A computer system for executing a binary image conversion system which converts instructions from a instruction set of a first, non native computer system to a second, different, native computer system, includes an run-time system which in response to a non-native image of an application program written for a non-native instruction set provides an native instruction or a native instruction routine. The run-time system collects profile data in response to execution of the native instructions to determine execution characteristics of the non-native instruction. Thereafter, the non-native instructions and the profile statistics are fed to a binary translator operating in a background mode and which is responsive to the profile data generated by the run-time system to form a translated native image. The run-time system and the binary translator are under the control of a server process.Type: GrantFiled: January 29, 1996Date of Patent: September 1, 1998Assignee: Digital Equipment CorporationInventors: John S. Yates, Stephen C. Root
-
Patent number: 5159568Abstract: The binary multiplier circuit for obtaining a product of a M-bit multiplier and a N-bit multiplicand includes a multiplier circuit which produces a matrix of original summand bits having M rows and M+N columns and a matrix reduction circuit. In the matrix reduction circuit, for every column of the matrix having three or more original summand bits, groups of three bits are input into full adder circuits which output a sum bit for that column and a carry bit for the column in the next most significant bit position. For every column having three or fewer original summand bits, and having the least significant column position that is not yet reduced to two or fewer bits, groups of two bits are input into a half adder circuit which outputs a sum bit for that column and carry bit for a column in the next most significant bit position.Type: GrantFiled: November 24, 1987Date of Patent: October 27, 1992Assignee: Digital Equipment CorporationInventors: Matthew J. Adiletta, Stephen C. Root
-
Patent number: 5146421Abstract: The binary multiplier circuit for obtaining a product of an M-bit multiplier and an N-bit multiplicand includes a multiplier circuit which produces a matrix of original summand bits having M rows and M+N columns and a matrix reduction circuit. In the matrix reduction circuit, for every column of the matrix having three or more original summand bits, groups of three bits are input into full adder circuits which output a sum bit for that column and a carry bit for the column in the next most significant bit position. For every column having three or fewer original summand bits, and having the least significant column position that is not yet reduced to two or fewer bits, groups of two bits are input into a half adder circuit which outputs a sum bit for that column and carry bit for a column in the next most significant bit position.Type: GrantFiled: June 28, 1989Date of Patent: September 8, 1992Assignee: Digital Equipment CorporationInventors: Matthew J. Adiletta, Stephen C. Root