Abstract: A hand tool for applying adhesive strip material to a glass sheet in the fabrication of double glazed windows has a body with a channel extending through the lower side thereof to guide an adhesive strip therethrough and a positioning member adjacent the channel for guiding the tool along the edge of a glass sheet. An adjustable wheel applies pressure on the strip to urge it to adhere with the glass sheet and a cutting mechanism mounted on the body is selectively operable for partially cutting the strip (as when the strip has to be bent through 90° at a corner of the glass sheet) and for fully cutting the strip (as when the strip applying step has been completed). The tool includes a pusher element carried adjacent one side of the channel and selectively operable to push the strip in the channel laterally into a side extension into full registration with the cutter when it is desired to settle the strip at the end of the strip applying operation.

Abstract: A method of operating a computer system is disclosed in which an instruction having an explicit prefetch request is issued directly from an instruction sequence unit to a prefetch unit of a processing unit. In a preferred embodiment, two prefetch units are used, the first prefetch unit being hardware independent and dynamically monitoring one or more active streams associated with operations carried out by a core of the processing unit, and the second prefetch unit being aware of the lower level storage subsystem and sending with the prefetch request an indication that a prefetch value is to be loaded into a lower level cache of the processing unit. The invention may advantageously associate each prefetch request with a stream ID of an associated processor stream, or a processor ID of the requesting processing unit (the latter feature is particularly useful for caches which are shared by a processing unit cluster).

Abstract: A multiprocessor data processing system includes an interconnect, a plurality of processing units coupled to the interconnect, and at least one system memory and a plurality of caches coupled to the plurality of processing units. A cache suitable for use in such a data processing system includes data storage containing a data granule, a state field associated with the data granule, and a cache controller. The state field has a plurality of possible states including a first state that indicates that the data granule is consistent with corresponding data in the memory and has unknown coherency with respect to other peer caches among the plurality of caches. To update the state of the data granule from the first state, the cache controller issues on the interconnect a transaction specifying an address associated with the data granule. In response to receipt of a combined response of the plurality of caches, the cache controller updates the state field to a second state among the plurality of possible states.

Abstract: A method and system for bypassing cache levels when storing data castout from an upper level cache provides a memory hierarchy that can selectively skip one more more intermediate levels when writing castout entries from a higher level cache based on a number of detected conditions. The intermediate levels may be bypassed when an intermediate cache level is busy, has an entry with an address conflict with the castout value, or may skip levels based on program control. The control providing the skipping selection may be driven by a detector that analyzes load/store operations of a processor in order to produce efficient operation under changing memory use conditions.

Abstract: A multiprocessor data processing system includes an interconnect, a plurality of processing units coupled to the interconnect, and at least one system memory and a plurality of caches coupled to the plurality of processing units. A cache suitable for use in such a data processing system includes data storage containing multiple data granules and a number of state fields associated with the data granules. Each state field has a plurality of possible states including an OR state that indicates that an associated granule is consistent with corresponding data in the memory, that the associated data granule has unknown coherency with respect to other peer caches in the data processing system, and that the cache is responsible, among all of its peer caches that may store the associated data granule in a memory-consistent state with unknown coherency, for sourcing the data granule in response to a request.

Abstract: A multiprocessor data processing system includes an interconnect, a plurality of processing units coupled to the interconnect, and at least one system memory and a plurality of caches coupled to the plurality of processing units. A cache suitable for use in such a data processing system includes data storage containing multiple granules of data and a number of state fields associated with the granules of data. Each state field has a plurality of possible states including an O state indicating that an associated granule is consistent with corresponding data in the memory and has unknown coherency with respect to peer caches in the data processing system. The cache updates the state field from the O state to another of the plurality of states in response to a snooped transaction on the interconnect.

Abstract: A method and apparatus for casing out data within a cache memory hierarchy for a data processing system is disclosed. The data processing system has multiple processing units, each of the processing units having a multi-level cache memory hierarchy. The cache memory hierarchy includes a first cache and a second cache at a same cache level. Furthermore, the first cache and the second cache share a lower-level cache. In response to a castout write request from the first cache to the lower-level cache, the second cache aborts the data transfer for the castout write request if the second cache already has a copy of data of the castout write request. The coherency state of both the first and second caches are then updated.

Abstract: A method and apparatus for transmitting control signals within a hierarchial cache memory architecture of a data processing system is disclosed. The cache memory hierarchy includes multiple levels of cache memories, each level may have a different size and speed. In response to a processor request for information, a control command is sent to the cache memory hierarchy. The control command includes multiple control blocks. Beginning at the lowest possible cache level of the cache memory hierarchy, a determination is made whether or not there is a cache hit at a current level of the cache memory hierarchy. In response to a determination that there is not a cache hit at the current level, an abbreviated control command is sent to an upper cache level of the cache memory hierarchy, after a control block that corresponds to the current level is removed from the control command.

Abstract: A method and apparatus for casting out data within a cache memory hierarchy for a data processing system is disclosed. The data processing system has multiple processing units, each of the processing units having a multi-level cache memory hierarchy. In response to a castout write request from a cache memory to a non-inclusive lower-level cache memory within a cache memory hierarchy, the data transfer is aborted if the lower-level cache memory already has a copy of the data of the castout write. The coherency state of the lower-level cache memory is then updated, if necessary.

Abstract: A non-uniform memory access (NUMA) computer system includes a plurality of processing nodes coupled to a node interconnect. The plurality of processing nodes include at least a remote processing node, which contains a processor having an associated cache hierarchy, and a home processing node. The home processing node includes a shared system memory containing a plurality of memory granules and a coherence directory that indicates possible coherence states of copies of memory granules among the plurality of memory granules that are stored within at least one processing node other than the home processing node. If the processor within the remote processing node has a reservation for a memory granule among the plurality of memory granules that is not resident within the associated cache hierarchy, the coherence directory associates the memory granule with a coherence state indicating that the reserved memory granule may possibly be held non-exclusively at the remote processing node.

Abstract: A host bridge having a dataflow controller is provided. In a preferred embodiment, the host bridge contains a read command path which has a mechanism for requesting and receiving data from an upstream device. The host bridge also contains a write command path that has means for receiving data from a downstream device and for transmitting the received data to an upstream device. A target controller is used to receive the read and write commands from the downstream device and to steer the read command toward the read command path and the write command toward the write command path. A bus controller is also used to request control of an upstream bus before transmitting the request for data of the read command and transmitting the data of the write command.

Abstract: Simulated heritage windows e.g. in the appearance of leaded or stained glass panels are made by applying strips of material such as plastic tape in predetermined patterns on registering surfaces of the sheets which make up a double or triple glaze window. The strips can be applied in any desired pattern, e.g. rectilinear or diamond shaped and are applied in an automated manner by tape dispensing heads that are moved over the glass surface in parallel. The production system includes a conveyor for transporting the glass sheets as well as a rotary suction cup which grips the sheets and enables its rotation through e.g. 90° when a second set of strips is to be applied at right angles to the first strip. The apparatus also includes a turntable by means of which the glass sheet can be flipped over or inverted when strips are to be applied to both of its sides.

Abstract: A sealed glazing unit simulating the appearance of a traditional divided-lite window has spaced apart parallel co-extensive glazing sheets interconnected by a peripheral seal. Muntin grid elements are located on at least two surfaces of the glazing sheets in mutually aligned registration, the elements being of a width sufficient to create a visual illusion of solid muntin bars within the glazing sheet cavity. Each of the muntin grid elements has on one side a relatively dark shade facing interiorly of the glazing unit and in the opposite side a relatively light shade facing exteriorly of the glazing unit, the combination of these shades creating the visual appearance of solid muntin bars within the cavity. Muntin grid elements within the glazing unit are preferably in the form of strips of plastic material adhered to the cavity glass surfaces, whereas muntin grid elements on the exterior surfaces of the unit can alternatively be formed as relatively thick members e.g.

Abstract: An apparatus and method of transmitting data from a PCI 2.1 compliant device is provided. PCI devices (i.e., PCI bridges) designed in accordance with the 2.1 PCI specification have a load data ordering feature that prohibits load data to bypass DMA write data in the bridge. The present apparatus and method allow load data to bypass DMA write data in the PCI bridge if the bridge is in an error state.

Abstract: A hand tool for applying adhesive strip material to a glass sheet has a manually graspable body with a channel extending through it to receive the strip material. A positioning member adjacent the channel guides the tool along the edge of the glass sheet. The body includes a punch selectively operable to notch the strip material to facilitate corner formation, and a cutter selectively operable to sever the strip when application of the strip to the glass sheet has been completed. Actuators for the punch and for the cutter are accessible on the exterior surface of the hand tool in locations where they can be operated by the user in a number of different holding positions.

Abstract: In applying an adhesive strip to a surface border at the periphery of a glass sheet a method comprises the steps of locating the glass sheet in the generally upright position and providing a hand tool that is adapted to be manipulated manually by the operator to apply the adhesive strip around the edges of the sheet. The strip is delivered from an overhead supply in a continuous length and is applied as the operator manipulates the hand tool to pass along the periphery of the sheet. The glass sheet can be arranged to be moved vertically and/or horizontally to make the strip application process more convenient for the operator.

Abstract: A methodology and implementing system are provided in which PCI system configuration data is made available to a host X86 system CPU through an intermediate PowerPC system. A bus converter circuit connected between the X86 bus and the PowerPC bus is effective to translate configuration addresses between the X86 and the PowerPC system. A PCI host bridge arrangement includes a primary PCI host bridge circuit and a plurality of secondary peer PCI host bridge circuits. The primary host bridge circuit is effective to process configuration data requests from the bus converter circuit which are directed to any of the secondary PCI host bridge circuits.

Abstract: An apparatus and method of assigning communication channels for transmitting data through a host bridge are provided. In a preferred embodiment, a determination is made as to whether data is being transmitted through any one of the channels. If data is not being transmitted through one the channels, that channel is designated as the transmission channel for the present data transaction. If data is being transmitted through all of the channels, a least most recently used channel is selected as the data transmission channel. If however, more than one channel is not transmitting data, the data transmission channel assignments are made among the idle channels from a lowest channel number (e.g., channel 0) to a highest channel number (e.g., channel 7) or vice versa.

Abstract: A method and apparatus for snooping a host bridge. In a preferred embodiment, the apparatus includes a mechanism for loading data into the host bridge. Once the data is loaded, it is determined whether a copy of the data already resides in the host bridge. If so and the host bridge is not in the midst of a DMA transaction, the data will be immediately invalidated. If the host is in the midst of a DMA transaction, the data is then marked for invalidation.

Abstract: A cable rotary joint includes a spool support and a stator spool mounted on the support and having a spool axis. The stator spool holds one portion of a cable segment having a first cable end and a second cable end, and allows the first cable end to connect with a stationary cable interface in a downstream direction from the stator spool. A rotor spool mounted for rotational movement about the spool axis holds a remaining portion of the cable segment, and allows the second cable end to connect with a rotating cable interface in an upstream direction from the rotor spool. The cable segment may be a ribboned fiber-optic cable, to meet applications in which any fiber-optic core cable is deployed from a ship. A tension wind assembly between the stator and the rotor spools includes a pulley set for transporting the cable segment from one of the spools to the other in response to rotation of the rotor spool.