Patents by Inventor Stephen G. Beebe
Stephen G. Beebe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8310011Abstract: An electrostatic discharge protection device and methodology are provided for protecting semiconductor devices against electrostatic discharge events by temporarily forming during normal (non-ESD) operation two more inversion layers (112, 113) in a first well region (104) that is disposed between anode and cathode regions (105, 106) in response to one or more bias voltages (G1, G2) that are close to Vdd in order to reduce leakage current and capacitance during normal operation (non-ESD) condition. During an electrostatic discharge event, the bias voltages can be removed (e.g., decoupled or set to 0V) to eliminate the inversion layers, thereby forming a semiconductor resistor for shunting the ESD current.Type: GrantFiled: August 12, 2011Date of Patent: November 13, 2012Assignee: GlobalFoundries Inc.Inventors: Akram A. Salman, Stephen G. Beebe, Shuqing Cao
-
Publication number: 20120003818Abstract: An electrostatic discharge protection device and methodology are provided for protecting semiconductor devices against electrostatic discharge events by temporarily forming during normal (non-ESD) operation two more inversion layers (112, 113) in a first well region (104) that is disposed between anode and cathode regions (105, 106) in response to one or more bias voltages (G1, G2) that are close to Vdd in order to reduce leakage current and capacitance during normal operation (non-ESD) condition. During an electrostatic discharge event, the bias voltages can be removed (e.g., decoupled or set to 0V) to eliminate the inversion layers, thereby forming a semiconductor resistor for shunting the ESD current.Type: ApplicationFiled: August 12, 2011Publication date: January 5, 2012Inventors: Akram A. Salman, Stephen G. Beebe, Shuqing Cao
-
Patent number: 8018002Abstract: An electrostatic discharge protection device and methodology are provided for protecting semiconductor devices against electrostatic discharge events by temporarily forming during normal (non-ESD) operation two more inversion layers (112, 113) in a first well region (104) that is disposed between anode and cathode regions (105, 106) in response to one or more bias voltages (G1, G2) that are close to Vdd in order to reduce leakage current and capacitance during normal operation (non-ESD) condition. During an electrostatic discharge event, the bias voltages can be removed (e.g., decoupled or set to 0V) to eliminate the inversion layers, thereby forming a semiconductor resistor for shunting the ESD current.Type: GrantFiled: June 24, 2009Date of Patent: September 13, 2011Assignee: GlobalFoundries Inc.Inventors: Akram A. Salman, Stephen G. Beebe, Shuqing Cao
-
Publication number: 20100328826Abstract: An electrostatic discharge protection device and methodology are provided for protecting semiconductor devices against electrostatic discharge events by temporarily forming during normal (non-ESD) operation two more inversion layers (112, 113) in a first well region (104) that is disposed between anode and cathode regions (105, 106) in response to one or more bias voltages (G1, G2) that are close to Vdd in order to reduce leakage current and capacitance during normal operation (non-ESD) condition. During an electrostatic discharge event, the bias voltages can be removed (e.g., decoupled or set to 0V) to eliminate the inversion layers, thereby forming a semiconductor resistor for shunting the ESD current.Type: ApplicationFiled: June 24, 2009Publication date: December 30, 2010Inventors: Akram A. Salman, Stephen G. Beebe, Shuqing Cao
-
Patent number: 7609493Abstract: An electrostatic discharge (ESD) protection circuit and a method for reducing capacitance in the ESD protection circuit. A pair of gated diodes are connected in series, wherein the anode of one of the gated diodes is coupled to a lower voltage supply node and the cathode the other gated diode is connected to the upper voltage supply node. The commonly connected anode and cathode of the series connected gated diodes are connected to an input/output pad and to receiver and driver circuitry. The gates of the gated diodes are connected together. A gate biasing circuit is connected to the gates of the gated diodes. The gate biasing circuit applies a voltage to the gates of the gated diodes and depletes their channel regions of charge carriers, which lowers the capacitances of each gate diode.Type: GrantFiled: January 3, 2005Date of Patent: October 27, 2009Assignee: GLOBALFOUNDRIES Inc.Inventors: Akram A. Salman, Stephen G. Beebe
-
Patent number: 7560777Abstract: An electrostatic discharge (“ESD”) protection circuit having dynamically configurable series-connected diodes and a method for manufacturing the ESD protection circuit. A doped region of P-type conductivity and a doped region of N-type conductivity are formed in an SOI layer of P-type conductivity, wherein the doped regions are laterally spaced apart by a portion of the SOI layer. At least one gate structure is formed on the SOI region that is between the N-type and P-type doped regions. During normal operation, a portion of the SOI region that is adjacent to and between the P-type and N-type doped regions is biased so that it becomes a region of N-type conductivity, thereby forming two series-connected diodes. During an ESD event, the bias is changed so that the region between the P-type and N-type doped regions becomes a region of P-type conductivity, thereby forming a single P-N junction diode.Type: GrantFiled: November 8, 2005Date of Patent: July 14, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Akram A. Salman, Stephen G. Beebe
-
Publication number: 20080247101Abstract: An IO buffer is formed having a substrate resistor at a support layer of a semiconductor on insulator substrate. A diode junction is formed between the substrate resistor and portion of the semiconductor on insulator substrate underlying the substrate resistor. In the event of a high-voltage event, current will flow through the diode junction.Type: ApplicationFiled: April 9, 2007Publication date: October 9, 2008Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Akram A. Salman, Stephen G. Beebe, Mario M. Pelella
-
Patent number: 7205165Abstract: The present invention is generally directed to various methods for determining the reliability of dielectric layers. In one illustrative embodiment, the method comprises providing a device having a dielectric layer, applying a plurality of constant voltage pulses to the device and measuring a current through the dielectric layer after one or more of the constant voltage pulses has been applied.Type: GrantFiled: September 18, 2003Date of Patent: April 17, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Akram Ali Salman, Xuejun Zhao, Kurt O. Taylor, Stephen G. Beebe
-
Patent number: 7164185Abstract: A semiconductor component having a tuned variable resistance resistor and a method for manufacturing the tuned variable resistance resistor. A semiconductor process for manufacturing a semiconductor component is selected. For the selected process, the tuned variable resistance resistor is characterized to determine the maximum stress current as a function of the width of the tuned variable resistance resistor. Then, for a given width and maximum stress current, the voltages across the resistors are characterized as a function of length. A tuned variable resistance resistor having a length and width capable of sustaining a predetermined maximum stress current is integrated into a semiconductor component. The semiconductor component may include protection circuitry designed in accordance with the Human Body Model, the Charge Device Model, or both.Type: GrantFiled: February 2, 2004Date of Patent: January 16, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Akram A. Salman, Stephen G. Beebe
-
Silicon-on-insulator (SOI)electrostatic discharge (ESD) protection device with backside contact plug
Patent number: 6589823Abstract: An electrostatic discharge (ESD) protection device for a silicon-on-insulator (SOI) integrated circuit having a silicon substrate with a buried oxide layer disposed thereon and an active layer disposed on the buried oxide layer having active regions defined by isolation trenches. The ESD protection device is formed on the SOI integrated circuit and has an anode and a cathode formed within one of the active regions and coupled respectively to a first and a second node; and a backside contact plug adjacent and in thermal contact with at least one of the anode or the cathode, the backside contact plug traversing the buried oxide layer to thermally couple the one of the active regions and the substrate.Type: GrantFiled: February 22, 2001Date of Patent: July 8, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Stephen G. Beebe, Srinath Krishnan, Zoran Krivokapic -
Patent number: 6462381Abstract: An electrostatic discharge (ESD) protection device for a silicon-on-insulator (SOI) integrated circuit having a silicon substrate with a buried oxide layer disposed thereon and an active layer disposed on the buried oxide layer having active regions defined by isolation trenches. The ESD protection device formed on the SOI integrated circuit and has an anode and a cathode formed within one of the active regions and coupled respectively to a first and a second node; and a filled backside contact opening disposed under and in thermal contact with at least one of the anode or the cathode, the backside contact opening traversing the buried oxide layer to thermally couple the one of the active regions and the substrate.Type: GrantFiled: February 22, 2001Date of Patent: October 8, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Stephen G. Beebe, Srinath Krishnan, Zoran Krivokapic