Patents by Inventor Stephen J. Franck
Stephen J. Franck has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7741823Abstract: Various voltage regulators and/or voltage regulation systems are disclosed. For example, a voltage regulation system that includes a source follower output is disclosed. The source follower output includes a transistor where the source of the transistor provides a baseline voltage to a regulated voltage output node. The voltage regulation system further includes a body damping circuit and a low speed feedback circuit. The body damping circuit is electrically coupled to the body of the transistor, and is operable to provide a rapid opposition to any voltage disturbance at the regulated voltage output node. The low speed feedback circuit is electrically coupled to the gate of the transistor, and is operable to return the regulated voltage output node to the baseline voltage.Type: GrantFiled: January 29, 2007Date of Patent: June 22, 2010Assignee: Agere Systems Inc.Inventors: Stephen C. Terry, Stephen J. Franck
-
Publication number: 20080180080Abstract: Various voltage regulators and/or voltage regulation systems are disclosed. For example, a voltage regulation system that includes a source follower output is disclosed. The source follower output includes a transistor where the source of the transistor provides a baseline voltage to a regulated voltage output node. The voltage regulation system further includes a body damping circuit and a low speed feedback circuit. The body damping circuit is electrically coupled to the body of the transistor, and is operable to provide a rapid opposition to any voltage disturbance at the regulated voltage output node. The low speed feedback circuit is electrically coupled to the gate of the transistor, and is operable to return the regulated voltage output node to the baseline voltage.Type: ApplicationFiled: January 29, 2007Publication date: July 31, 2008Applicant: Agere Systems Inc.Inventors: Stephen C. Terry, Stephen J. Franck
-
Patent number: 7405624Abstract: Various source follower circuits and methods for implementing such are disclosed. As one example, a class AB source follower circuit is disclosed that includes a source follower circuit that is actively biased. The dynamic biasing allows the source follower circuit to sustainably sink a DC current. In some instances of the embodiments, the class AB source follower circuits are operable to source and sink both AC and DC currents.Type: GrantFiled: April 11, 2006Date of Patent: July 29, 2008Inventors: Stephen J. Franck, Ranganathan Desikachari, Matthew Clapp
-
Patent number: 7368994Abstract: A low voltage, high bandwidth, enhanced transconductance, source follower circuit constructed from MOS FET devices, which operates in a class AB mode. The drain current of the source follower is sensed with a folded cascode device. The sensed current is multiplied by a common source device of same type (NMOS or PMOS) as the source follower, and directed to the output load. Over limit current load at the source follower drain is sensed by a common source device of the opposite type (NMOS or PMOS), which also supplies the necessary extra current to the output load. This allows the device to supply significantly more than the quiescent current in both sourcing and sinking the output. Average power consumption for driving a given load is significantly reduced, while maintaining the large bandwidth of traditional source follower designs, and the capability for use in either voltage regulators or in a current conveyor.Type: GrantFiled: December 18, 2006Date of Patent: May 6, 2008Assignee: Agere Systems, Inc.Inventors: Stephen J Franck, Sateh M Jalaleddine
-
Patent number: 7280005Abstract: An AC coupling network has (a) a first pair of capacitances C1 connected between the input nodes and the output nodes and (b) a second pair of capacitances C2 cross-connected between the input nodes and the output nodes. The capacitances C1 and C2 are formed by sets of switched capacitors that can be configured to provide the network with different levels of attenuation while maintaining a constant AC coupling pole frequency. In particular, the sets of switched capacitors can be configured to ensure that C1+C2 remains constant, while C1?C2 varies. The present invention enables AC coupling to be implemented without using active devices such as operational amplifiers and/or buffers.Type: GrantFiled: December 17, 2003Date of Patent: October 9, 2007Assignee: Agere Systems Inc.Inventors: James A. Bailey, Stephen J. Franck
-
Patent number: 7151410Abstract: A low voltage, high bandwidth, enhanced transconductance, source follower circuit constructed from MOS FET devices, which operates in a class AB mode. The drain current of the source follower is sensed with a folded cascode device. The sensed current is multiplied by a common source device of same type (NMOS or PMOS) as the source follower, and directed to the output load. Over limit current load at the source follower drain is sensed by a common source device of the opposite type (NMOS or PMOS), which also supplies the necessary extra current to the output load. This allows the device to supply significantly more than the quiescent current in both sourcing and sinking the output. Average power consumption for driving a given load is significantly reduced, while maintaining the large bandwidth of traditional source follower designs, and the capability for use in either voltage regulators or in a current conveyor.Type: GrantFiled: December 17, 2003Date of Patent: December 19, 2006Assignee: Agere Systems Inc.Inventors: Stephen J. Franck, Sateh M. Jalaleddine
-
Patent number: 7148744Abstract: A variable-gain amplifier (VGA), with one or more amplifier stages, has two or more offset correction sources connected to apply offset correction signals at different locations in the VGA. In one embodiment, each amplifier stage has both an input offset correction source and an output offset correction source. In another embodiment, each amplifier stage of a multi-stage VGA has an input offset correction source. By sequentially calibrating each amplifier stage, starting with the initial stage and proceeding downstream, the entire VGA can be calibrated to achieve gain-independent compensation for the adverse affects of input and output voltage offsets at the input and output, respectively, of each stage.Type: GrantFiled: June 7, 2004Date of Patent: December 12, 2006Assignee: Agere Systems Inc.Inventors: James A. Bailey, Stephen J. Franck
-
Patent number: 7092180Abstract: An asymmetry-reducing circuit adapted to process an input signal having positive and negative pulses of different amplitudes and generate a corresponding balanced signal having positive and negative pulses of substantially uniform amplitudes. The asymmetry-reducing circuit balances the input signal by providing signal contributions corresponding to the second and third orders of the input signal. In a representative embodiment, the asymmetry-reducing circuit includes a differential amplifier and a plurality of arrayed MOS transistors connected to its inputs and outputs such that source-to-drain conductance of the transistors provides input and feedback resistances to the amplifier. A switch set selectively couples the fingers (gates) of the transistors to the input signal to modulate the source-to-drain conductance with said signal such that the input and feedback resistances change in a complementary manner.Type: GrantFiled: April 1, 2004Date of Patent: August 15, 2006Assignee: Agere Systems Inc.Inventor: Stephen J. Franck
-
Patent number: 7091783Abstract: Variable-gain amplifiers (VGAs) and/or continuous-time filters (CTFS) are implemented with circuitry that provides improved power-supply rejection. The power-supply rejection circuitry may include a current source and a diode-connected MOSFET that inhibit noise in the reference-voltage power supply from reaching the output nodes of the VGA or CTF. Although the present invention enables separate implementations of VGAs and CTFs, in one embodiment, a VGA function and a CTF function are implemented in a single set of (e.g., integrated) circuitry.Type: GrantFiled: January 14, 2004Date of Patent: August 15, 2006Assignee: Agere Systems Inc.Inventors: James A. Bailey, Ted V. Burmas, Stephen J. Franck
-
Patent number: 6853509Abstract: A system and method for acquisition signal error estimation is provided which uses one or more past values of the sequence to determine the nearest ideal sample value without comparing the received sample value to the potential sample values. According to one embodiment, the nearest ideal sample value is selected based on the received sample value and values of three consecutive samples. According to another embodiment, the nearest ideal sample value is selected based on the received sample value and a value of an immediately preceding sample. According yet to another embodiment, the nearest ideal sample value is selected based on the received sample value and a value of a previous sample. The acquisition signal error estimator maybe used in conjunction with gain, DC offset, or magneto-resistive asymmetry control loops in a sampled amplitude read channel.Type: GrantFiled: December 17, 2002Date of Patent: February 8, 2005Assignee: Infineon Technologies North America Corp.Inventors: Jonathan Ashley, Stephen J. Franck, Razmik Karabed
-
Patent number: 6720832Abstract: A single-ended signal is converted to differential signals with a first device that converts an input current of a single-ended input signal to a voltage, a second device coupled to the first device to generate a first output current of a double-ended output signal based on the voltage, and a third device coupled to the first device to generate a second complementary output current of the double-ended output signal based on the voltage. The output currents can be amplified by a gain with respect to the input current, and the gain can be set a relative size of the first device with respect to each of the second and third devices. A fourth device can balance the current gain of the first device and cause the current through the second device and the third device to be equal.Type: GrantFiled: June 26, 2002Date of Patent: April 13, 2004Assignee: Infineon Technologies North America Corp.Inventors: Stephen J. Franck, Zabih Toosky
-
Patent number: 6661590Abstract: A method and apparatus for running an analog portion (162) of a read/write channel (108) from a highly regulated power supply (260). The apparatus includes an analog portion (162), a clock synthesizer (154), and a highly regulated power supply (260) connected to the analog portion (162) and the clock synthesizer (154). The analog portion (162) and the clock synthesizer (154) both comprise high voltage transistors which operate in a first voltage range and low voltage transistors which operate in a second voltage range, wherein the first voltage range is within the second voltage range. The highly regulated power supply (260) supplies power that is within the first voltage range to the analog portion (162) and the clock synthesizer (154). The method includes generating power that is within the first voltage range using the highly regulated power supply (260), and supplying the power to the analog portion (162) and the clock synthesizer (154).Type: GrantFiled: May 25, 2001Date of Patent: December 9, 2003Assignee: Infineon Technologies AGInventors: Sasan Cyrusian, Stephen J. Franck, Sriharsha Annadore, Elmar Bach, Siegfried Hart, Thomas Blon, William G. Bliss, James Wilson Rae, Michael Ruegg, Ulrich Huewels, Fritz Mistlberger
-
Patent number: 6633447Abstract: A method and apparatus for removing second order distortion is disclosed. The method couples a differential load between two source followers of a gain stage. The apparatus includes a differential load having two MOS transistors of unequal channel width/length ratios. The differential load implements a square and summing function in a single circuit eliminating the need to split the signal path.Type: GrantFiled: May 25, 2001Date of Patent: October 14, 2003Assignee: Infineon Technologies AGInventors: Stephen J. Franck, Thomas Blon
-
Patent number: 6594094Abstract: An improved sampled amplitude read/write channel is provided. The system is an integrated Generalized Partial Response Maximum Likelihood (GPRML) read channel incorporating Read, Write, and Servo modes of operation. One implementation includes a 32/34 rate parity code and matched Viterbi detector, a 32 state Viterbi detector optimal parity processor, robust frame synchronization, self-adaptive equalization, thermal asperity detection and compensation, adaptive magneto-resistive asymmetry compensation, low latency interpolated timing recovery and programmable write precompensation.Type: GrantFiled: December 18, 2001Date of Patent: July 15, 2003Assignee: Infineon Technologies North America Corp.Inventors: James W. Rae, William Bliss, Jonathan Ashley, Razmik Karabed, Stephen J. Franck, Fritz Mistlberger, Matthias Driller, Heinrich Stockmanns, Dominik Margraf
-
Patent number: 6587292Abstract: A magneto-resistive asymmetry compensation system includes a linearizer (61) interposed in a data path and a control loop (63). The control loop uses signal estimates from an interpolated timing response unit (25) to derive a magneto-resistive asymmetry error. The error term is used to obtain a control scaling input to the linearizer. The linearizer functions to multiply the scaling multiple to the square of the input signal and then add it back to the input signal.Type: GrantFiled: April 11, 2000Date of Patent: July 1, 2003Assignee: Infineon Technologies North America Corp.Inventors: Jonathan Ashley, James Wilson Rae, Stephen J. Franck
-
Publication number: 20030086195Abstract: A system and method for acquisition signal error estimation is provided which uses one or more past values of the sequence to determine the nearest ideal sample value. According to one embodiment, four consecutive samples are used. According to another embodiment, two samples are used. The acquisition signal error estimator maybe used in conjunction with gain, DC offset, or magneto-resistive asymmetry control loops in a sampled amplitude read channel.Type: ApplicationFiled: December 17, 2002Publication date: May 8, 2003Inventors: Jonathan J. Ashley, Stephen J. Franck, Razmik Karabed
-
Patent number: 6549354Abstract: A system and method for acquisition signal error estimation is provided which uses one or more past values of the sequence to determine the nearest ideal sample value. According to one embodiment, four consecutive samples are used. According to another embodiment, two samples are used. The acquisition signal error estimator maybe used in conjunction with gain, DC offset, or magneto-resistive asymmetry control loops in a sampled amplitude read channel.Type: GrantFiled: August 31, 2000Date of Patent: April 15, 2003Assignee: Infineon Technologies North America Corp.Inventors: Jonathan Ashley, Stephen J. Franck, Razmik Karabed
-
Publication number: 20020176186Abstract: A method and apparatus for running an analog portion (162) of a read/write channel (108) from a highly regulated power supply (260). The apparatus includes an analog portion (162), a clock synthesizer (154), and a highly regulated power supply (260) connected to the analog portion (162) and the clock synthesizer (154). The analog portion (162) and the clock synthesizer (154) both comprise high voltage transistors which operate in a first voltage range and low voltage transistors which operate in a second voltage range, wherein the first voltage range is within the second voltage range. The highly regulated power supply (260) supplies power that is within the first voltage range to the analog portion (162) and the clock synthesizer (154). The method includes generating power that is within the first voltage range using the highly regulated power supply (260), and supplying the power to the analog portion (162) and the clock synthesizer (154).Type: ApplicationFiled: May 25, 2001Publication date: November 28, 2002Inventors: Sasan Cyrusian, Stephen J. Franck, Sriharsha Annadore, Elmar Bach, Siegfried Hart, Thomas Blon, William G. Bliss, James Wilson Rae, Michael Ruegg, Ulrich Huewels, Fritz Mistlberger
-
Publication number: 20020176197Abstract: A method and apparatus for removing second order distortion is disclosed. The method couples a differential load between two source followers of a gain stage. The apparatus includes a differential load having two MOS transistors of unequal channel width/length ratios. The differential load implements a square and summing function in a single circuit eliminating the need to split the signal path.Type: ApplicationFiled: May 25, 2001Publication date: November 28, 2002Applicant: Infineon Technologies North America Corp.Inventors: Stephen J. Franck, Thomas Blon
-
Publication number: 20020163387Abstract: The present invention relates to a conversion circuit that converts a single-ended signal to differential signals. According to an embodiment of the present invention, crosstalk is avoided by insuring that none of the transistors in the conversion circuit are directly connected to ground. By not having a transistor directly connected to ground, ground current is avoided and crosstalk associated with ground current is eliminated.Type: ApplicationFiled: June 26, 2002Publication date: November 7, 2002Applicant: Infineon Technologies North America Corp., a Delaware CorporationInventors: Stephen J. Franck, Zabih Toosky