Patents by Inventor Stephen P. Rozum
Stephen P. Rozum has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11720735Abstract: Using a flat shell for an accelerator card includes reading a flat shell from one or more computer readable storage media using computer hardware, wherein the flat shell is a synthesized, unplaced, and unrouted top-level circuit design specifying platform circuitry. A kernel specifying user circuitry is synthesized using the computer hardware. The kernel is obtained from the one or more computer readable storage media. The synthesized kernel is linked, using the computer hardware, to the flat shell forming a unified circuit design. The unified circuit design is placed and routed, using the computer hardware, to generate a placed and routed circuit design specifying the platform circuitry and the user circuitry for implementation in an integrated circuit.Type: GrantFiled: August 20, 2021Date of Patent: August 8, 2023Assignee: Xilinx, Inc.Inventors: Sebastian Turullols, Kyle Corbett, Sudipto Chakraborty, Siva Santosh Kumar Pyla, Ravinder Sharma, Kaustuv Manji, Jayaram Pvss, Stephen P. Rozum, Ch Vamshi Krishna, Susheel Puthana
-
Patent number: 11720422Abstract: A unified container file can be selected using computer hardware. The unified container file can include a plurality of files embedded therein used to configure a programmable integrated circuit (IC). The plurality of files can include a first partial configuration bitstream and a second partial configuration bitstream. The unified container file also includes metadata specifying a defined relationship between the first partial configuration bitstream and the second partial configuration bitstream for programming the programmable IC. The defined relationship can be determined using computer hardware by reading the metadata from the unified container file. The programmable IC can be configured, using the computer hardware, based on the defined relationship specified by the metadata using the first partial configuration bitstream and the second partial configuration bitstream.Type: GrantFiled: March 11, 2021Date of Patent: August 8, 2023Assignee: Xilinx, Inc.Inventors: Hem C. Neema, Sonal Santan, Soren T. Soe, Stephen P. Rozum, Nik Cimino
-
Publication number: 20230229497Abstract: Remote kernel execution in a heterogeneous computing system can include executing, using a device processor of a device communicatively linked to a host processor, a device runtime and receiving from the host processor within a hardware submission queue of the device, a command. The command requests execution of a software kernel and specifies a descriptor stored in a region of a memory of the device shared with the host processor. In response to receiving the command, the device runtime, as executed by the device processor, invokes a runner program associated with the software kernel. The runner program can map a physical address of the descriptor to a virtual memory address corresponding to the descriptor that is usable by the software kernel. The runner program can execute the software kernel. The software kernel can access data specified by the descriptor using the virtual memory address as provided by the runner program.Type: ApplicationFiled: January 17, 2022Publication date: July 20, 2023Applicant: Xilinx, Inc.Inventors: Sonal Santan, Yu Liu, Yenpang Lin, Stephen P. Rozum
-
Publication number: 20230055704Abstract: Using a flat shell for an accelerator card includes reading a flat shell from one or more computer readable storage media using computer hardware, wherein the flat shell is a synthesized, unplaced, and unrouted top-level circuit design specifying platform circuitry. A kernel specifying user circuitry is synthesized using the computer hardware. The kernel is obtained from the one or more computer readable storage media. The synthesized kernel is linked, using the computer hardware, to the flat shell forming a unified circuit design. The unified circuit design is placed and routed, using the computer hardware, to generate a placed and routed circuit design specifying the platform circuitry and the user circuitry for implementation in an integrated circuit.Type: ApplicationFiled: August 20, 2021Publication date: February 23, 2023Applicant: Xilinx, Inc.Inventors: Sebastian Turullols, Kyle Corbett, Sudipto Chakraborty, Siva Santosh Kumar Pyla, Ravinder Sharma, Kaustuv Manji, Jayaram PVSS, Stephen P. Rozum, Ch Vamshi Krishna, Susheel Puthana
-
Patent number: 11474555Abstract: An example computing system includes: a processing system, a hardware accelerator coupled to the processing system, and a software platform executing on the processing system. The hardware accelerator includes: a programmable integrated circuit (IC) configured with an acceleration circuit having a static region and a programmable region; a memory in the programmable IC configured to store metadata describing interface circuitry in at least one of the static region and the programmable region of the acceleration circuit. The software platform includes program code executable by the processing system to read the metadata from the memory of the hardware accelerator.Type: GrantFiled: August 23, 2017Date of Patent: October 18, 2022Assignee: XILINX, INC.Inventors: Hem C. Neema, Sonal Santan, Julian M. Kain, Stephen P. Rozum, Khang K. Dao, Kyle Corbett
-
Patent number: 10956241Abstract: A computer program product can include a non-transitory computer readable storage medium storing a unified container. The unified container can include a header structure, wherein the header structure has a fixed length and specifies a number of section headers included in the unified container. The unified container can include a plurality of section headers equivalent to the number of section headers specified in the header structure. The unified container can include a plurality of data sections corresponding to the plurality of section headers on a one-to-one basis. The plurality of data sections includes a first data section including a hardware binary and a second data section including a software binary. The hardware binary and the software binary are configured to program a programmable integrated circuit. Each section header specifies a type of data stored in the corresponding data section and specifies a mapping for the corresponding data section.Type: GrantFiled: December 20, 2017Date of Patent: March 23, 2021Assignee: Xilinx, Inc.Inventors: Hem C. Neema, Sonal Santan, Soren T. Soe, Stephen P. Rozum, Nik Cimino
-
Patent number: 10713404Abstract: Embodiments herein describe reconfigurable integrated circuits (ICs) which include programmable logic that can be configured to perform a user task. In one embodiment, the programmable logic is configured as an accelerator. The user may want to gather debug data or profiling data when executing the accelerator. Rather than using debug/profile circuitry disposed in a static region of the IC, the user can provide preferences to a linker which then dynamically configures debug/profile circuitry in a dynamic region of the IC. That is, based on user preferences, the linker can generate customized debug/profile circuitry for monitoring the performance of the accelerator. In one embodiment, the debug/profile circuitry is implemented in the dynamic region of the IC and is tailored to user preferences rather than relying on static, or fixed, debug/profile circuitry. Moreover, the user can retrieve the debug/profiling data on demand using a call back and a device driver.Type: GrantFiled: December 12, 2018Date of Patent: July 14, 2020Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Anurag Dubey, Pramod Chandraiah, Stephen P. Rozum, Hem C. Neema
-
Patent number: 10303385Abstract: Modifying initialization data for a memory array of a circuit design can include providing, using a processor, portions of an incoming stream of data for initializing the memory array to emulation objects of a memory array emulator. The memory array emulator is configured to emulate an implementation of the memory array and the emulation objects represent block random access memories (block RAMs) of the memory array. Using the processor, the data can be formatted using the emulation objects to generate initialization data, wherein the data is formatted based upon configuration settings of the block RAMs emulated by the respective emulation objects. A configuration bitstream can be updated, using the processor, with the initialization data.Type: GrantFiled: March 7, 2017Date of Patent: May 28, 2019Assignee: XILINX, INC.Inventors: Michael Keilson, Stephen P. Rozum, Ryan A. Linderman, Pradip Kar
-
Patent number: 10216217Abstract: Hardware acceleration for a kernel can include selecting, using a processor, a kernel, determining, using the processor, a clock frequency for the selected kernel, and programming, using the processor, a clock circuit to generate a clock signal having a clock frequency compatible with the clock frequency of the selected kernel. Using the processor, the selected kernel can be implemented as a kernel circuit within a region of programmable circuitry. The kernel circuit can be clocked using the clock signal from the clock circuit having the compatible clock frequency.Type: GrantFiled: December 16, 2016Date of Patent: February 26, 2019Assignee: XILINX, INC.Inventors: Sonal Santan, Sudipto Chakraborty, Fei Rui, Stephen P. Rozum, Yenpang Lin, Yau-Tsun S. Li, Sumit Roy
-
Patent number: 9864828Abstract: Implementing hardware accelerators using programmable integrated circuits may include performing, using a processor, a design flow on a static circuit design. The static circuit design may specify a region reserved for a hardware accelerator and a static region comprising interface circuitry configured to couple the hardware accelerator with an external node. The design flow may generate an implemented static circuit design. Metadata describing the interface circuitry may be generated using a processor. A device support archive including the implemented static circuit design and the metadata may be written, using the processor, to a computer readable storage medium.Type: GrantFiled: September 17, 2015Date of Patent: January 9, 2018Assignee: XILINX, INC.Inventors: Susheel Kumar Puthana, Stephen P. Rozum, Sudipto Chakraborty, David A. Knol, Yong Li, Fernando J. Martinez Vallina, Sonal Santan, Nabeel Shirazi, Salil R. Raje, Ethan T. Parker, Suman Kumar Timmireddy, Heera Nand
-
Patent number: 9824173Abstract: A software development-based compilation flow for circuit design may include executing, using a processor, a makefile including a plurality of rules for hardware implementation. Responsive to executing a first rule of the plurality of rules, a source file including a kernel specified in a high level programming language may be selected; and, an intermediate file specifying a register transfer level implementation of the kernel may be generated using the processor. Responsive to executing a second rule of the plurality of rules, a configuration bitstream for a target integrated circuit may be generated from the intermediate file using the processor. The configuration bitstream includes a compute unit circuit implementation of the kernel.Type: GrantFiled: September 11, 2015Date of Patent: November 21, 2017Assignee: XILINX, INC.Inventors: Bennet An, Henry E. Styles, Sonal Santan, Fernando J. Martinez Vallina, Pradip K. Jha, David A. Knol, Sudipto Chakraborty, Jeffrey M. Fifield, Stephen P. Rozum
-
Patent number: 9679092Abstract: Constraint handling for a circuit design may include determining, using a processor, instances of parameterizable modules of a circuit design associated with constraints based upon a predefined hardware description language attribute within the instances, extracting, using the processor, parameter values from the instances of the parameterizable modules, and generating, using the processor, static constraint files for the instances of the parameterizable modules using the extracted parameter values.Type: GrantFiled: November 3, 2015Date of Patent: June 13, 2017Assignee: XILINX, INC.Inventors: Pradip K. Jha, Ravi N. Kurlagunda, David A. Knol, Dinesh K. Monga, Stephen P. Rozum, Sudipto Chakraborty
-
Patent number: 8839166Abstract: A method, non-transitory computer readable medium and apparatus for using an out-of-context sub-block in a hierarchical design flow for an integrated circuit are disclosed. For example, the method identifies one or more sub-blocks in the hierarchical design flow that are eligible for creating the out-of-context sub-block, receives a selection of one of the one or more sub-blocks that are eligible and creates the out-of-context sub-block for the one of the one or more sub-blocks that is selected.Type: GrantFiled: March 15, 2013Date of Patent: September 16, 2014Assignee: Xilinx, Inc.Inventors: Sudipto Chakraborty, David A. Knol, Stephen P. Rozum, Ryan A. Linderman, Derrick S. Woods
-
Patent number: 6826721Abstract: A data accelerator for use in a test vector sequencer includes a data translator, a plurality of sequence memory devices, and a switch. The data translator and the switch are configured via a control signal responsive to an indication that a first sequence memory device is prepared to receive a data segment and that a second sequence memory device is prepared to transfer a previously stored data segment. The test sequencer forwards a first application segment to a first memory device and acquires a subsequent application with a second memory device, detects a condition responsive to the completion of the segment acquisition and forwarding tasks, switches the roles of the first and second memory devices, and repeatedly switches and detects until all application segments have been processed.Type: GrantFiled: November 1, 2001Date of Patent: November 30, 2004Assignee: Agilent Technoloiges, Inc.Inventors: Eddie L. Williamson, Jr., Kevin Lee Wible, Stephen P. Rozum
-
Publication number: 20030084388Abstract: An improved system and method for increasing system throughput and data capacity in a circuit tester capable of programming and/or testing in-circuit integrated circuit devices are disclosed. A data accelerator for use in a test vector sequencer can be realized with a data translator, a plurality of sequence memory devices, and a switch. In preferred embodiments, the data translator and the switch are configured via a single control signal responsive to an indication that a first sequence memory device is prepared to receive a data segment and that a second sequence memory device is prepared to transfer a previously stored data segment.Type: ApplicationFiled: November 1, 2001Publication date: May 1, 2003Inventors: Eddie L. Williamson, Kevin Lee Wible, Stephen P. Rozum
-
Patent number: 6324486Abstract: A method and system is presented for optimizing the number of required measurements to obtain in real-time by an automated tester that tests a device under test. During a test run, historical measurements are obtained and tracked. Each subsequent iteration the test attempts to re-measure the fewest number of measurements in real-time to obtain an accurate reflection of whether the device being tested passes or fails based on the real-time measurements and substituting historical measurements for those required measurements that were not taken in real-time.Type: GrantFiled: March 1, 1999Date of Patent: November 27, 2001Assignee: Agilent Technologies, Inc.Inventors: David T. Crook, Steven K. List, Stephen P. Rozum, Eddie L. Williamson