Patents by Inventor Steven J. Wallach
Steven J. Wallach has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4731734Abstract: A digital computer system having a memory system organized into objects for storing data and a processor for processing data in response to instructions. An object identifier and an access control list are associated with each object. The memory system responds to logical addresses for data which specify the object containing the data and the offset of the data in the object and to a current subject for which the processor is referencing the data. The memory system performs a memory operation for the processor only if the access control list for the object specified by the logical address allows the current subject to perform the desired memory operation. The objects include procedure objects and data objects. The procedure objects contain procedures including the instructions and name tables associated with the procedures. The instructions contain operations codes and names representing data. Each name corresponds to a name table entry in the name table associated with the procedure.Type: GrantFiled: February 14, 1986Date of Patent: March 15, 1988Assignee: Data General CorporationInventors: Ronald H. Gruner, Gerald F. Clancy, Craig J. Mundie, Stephen I. Schleimer, Steven J. Wallach, Richard G. Bratt, Edward S. Gavrin, Walter A. Wallach, Jr., John K. Ahlstrom, Michael S. Richmond, David H. Bernstein
-
Patent number: 4675810Abstract: A digital computer system having a memory system organized into procedure and data objects, each having a unique identifier code and an access control list, for storing items of information and a processor for processing data in response to instructions. The instructions contain operation codes and names representing data. Each name corresponds to a name table entry in a name table which contains information from which the processor determines the location and the format for the data. The name table entry specifies a base address of one of a set thereof which change value only when a call or a return instruction is executed. A name interpretation system fetches a name table entry, calculates the base address and a displacement using the name table entry and the current architectural base address and adds the base address to the displacement to form the address of the data represented by the name.Type: GrantFiled: May 22, 1981Date of Patent: June 23, 1987Assignee: Data General Corp.Inventors: Ronald H. Gruner, Gerald F. Clancy, Craig J. Mundie, Stephen I. Schleimer, Steven J. Wallach, Richard G. Bratt, Edward S. Gavrin, Walter A. Wallach, Jr., John K. Ahlstrom, Michael S. Richmond, David H. Bernstein, John F. Pilat, David A. Farber, Richard A. Belgard
-
Patent number: 4660142Abstract: A digital data processing system including a processor and memory and employing object addressing. The digital data processing system further includes a system for organizing the system's memory into objects and a system for operating the memory. The memory organization system associates each item of data stored in the memory with an object and each object with an object identifier. The memory operation system performs memory operations on items of data in response to memory operation specifiers received from the processor. The location of a data item upon which a memory operation is to be performed is specified by a logical address. Each logical address contains an object number which is temporarily associated with one object identifier and an offset specifying a location in the object identified by the object identifier currently associated with the object number.Type: GrantFiled: October 11, 1984Date of Patent: April 21, 1987Assignee: Data General CorporationInventors: Gerald F. Clancy, Craig J. Mundie, Stephen I. Schleimer, Steven J. Wallach, Richard G. Bratt, Edward S. Gavrin
-
Patent number: 4656579Abstract: A digital computer system having a memory system organized into objects for storing items of information and a processor for processing data in response to instructions. An object identifier code is associated with each object. The objects include procedure objects and data objects. The procedure objects contain procedures including the instructions and name tables associated with the procedures. The instructions contain operation codes and names representing data. Each name corresponds to a name table entry in the name table associated with the procedure. The name table for a name contains information from which the processor may determine the location and the format for the data (e.g., an operand) represented by the name.Type: GrantFiled: February 8, 1985Date of Patent: April 7, 1987Assignee: Data General CorporationInventors: Brett L. Bachman, David H. Bernstein, Richard G. Bratt, Gerald F. Clancy, Edward S. Gavrin, Ronald H. Gruner, Thomas M. Jones, Lawrence H. Katz, Craig J. Mundie, John F. Pilat, Michael S. Richmond, Stephen I. Schleimer, Steven J. Wallach, Walter A. Wallach, Jr.
-
Patent number: 4646233Abstract: A physical cache unit (100) is used within a computer (20). The computer (20) further includes a main memory (99) a memory control unit (22), inputs/output processors (54, 68) and a central processor (156). The central processor includes an address translation unit (118), an instruction processing unit (126), an address scalar unit (142), a vector control unit (144) and vector processing units (148, 150). The physical cache unit (100) stores operands in a data cache (180), the operands for delivery to and receipt from the control processor (156). Addresses for requested operands are received from the central processor (156) and are examined concurrently during one clock cycle in tag stores (190 and 192). The tag stores (190 and 192) produce tags which are compared in comparators (198 and 200) to the tag of physical addresses received from the central processor (156).Type: GrantFiled: June 20, 1984Date of Patent: February 24, 1987Inventors: James R. Weatherford, Arthur T. Kimmel, Steven J. Wallach
-
Patent number: 4620275Abstract: A vector processing computer is configured to operate in a pipelined fashion wherein each of the functional units is essentially independent and is designed to carry out its operational function in the fastest possible manner. Vector elements are transmitted from memory, either main memory, a physical cache unit or a logical cache through a source bus where the elements are alternately loaded into the vector processing units. The vector control unit decodes the vector instructions and generates the required control commands for operating the registers and logical units within the vector processing units. Thus, the vector processing units essentially work in parallel to double the processing rate. The resulting vectors are transmitted through a destination bus to either the physical cache unit, the main memory, the logical cache or to an input/output processor.Type: GrantFiled: June 20, 1984Date of Patent: October 28, 1986Inventors: Steven J. Wallach, Thomas M. Jones, Frank J. Marshall, David A. Nobles, Kent A. Fuka, Steven M. Rowan, William H. Wallace, Harold W. Dozier, David M. Chastain, John W. Clark, Robert B. Kolstad, James E. Mankovich, Michael C. Harris, Jeffrey H. Gruger, Alan D. Gant, Harold D. Shelton, James R. Weatherford, Arthur T. Kimmel, Gary B. Gostin, Gilbert J. Hansen, John M. Golenbieski, Larry W. Spry, Gerald Matulka, Gaynel J. Lockhart, Michael E. Sydow
-
Patent number: 4575797Abstract: A digital computer system having a memory system organized into objects for storing data and a processor for processing data in response to instructions. An object identifier is associated with each object. The memory system responds to logical addresses for data which specify the object containing the data and the offset of the data in the object. The objects include procedure objects and data objects. The procedure objects contain procedures including the instructions. Each instruction contains an operation code which belongs to one of several sets of operation codes. All instructions in a single procedure belong to a single operation code set, and associated with each procedure is an operation code set identifier specifying the operation code set to which the instructions in the procedure belongs.Type: GrantFiled: May 22, 1981Date of Patent: March 11, 1986Assignee: Data General CorporationInventors: Ronald H. Gruner, Gerald F. Clancy, Craig J. Mundie, Steven J. Wallach, Stephen I. Schleimer, Richard G. Bratt
-
Patent number: 4569018Abstract: A data processing uses instructions which may refer to operands in main memory by either physical or logical addresses. The central processor has an internal memory organized as two portions. The first portion provides a scratchpad memory function for the central processor and the second portion is responsive to logical addresses to provide corresponding physical addresses.Type: GrantFiled: November 15, 1982Date of Patent: February 4, 1986Assignee: Data General Corp.Inventors: Mark D. Hummel, James M. Guyer, David I. Epstein, David L. Keating, Steven J. Wallach
-
Patent number: 4545012Abstract: An access control system for use in a digital computer system wherein the memory system is organized into objects, a data item is locatable by specifying an object, instructions are contained in procedures, and the operations performed by the system include a call operation for suspending an execution of a procedure and commencing another execution and a return operation for terminating an execution and resuming a suspended execution. The access control system associates each procedure with a domain, i.e., a set of objects accessible to the procedure. The access control system further includes a secure stack object which is accessible only to the access control system. When a call operation commences execution of a procedure which has a different domain, the access control system responds to the call operation by storing information required to return to the current domain in the secure stack.Type: GrantFiled: May 22, 1981Date of Patent: October 1, 1985Assignee: Data General CorporationInventors: Gerald F. Clancy, Stephen I. Schleimer, Craig J. Mundie, Steven J. Wallach, Richard G. Bratt, Edward S. Gavrin
-
Patent number: 4532586Abstract: A digital computer system in which data storage is referred to by a descriptor comprising an object number denoting a variable-length block of storage, an offset indicating how far into that block a desired data item begins, and a length field denoting the length of the desired data item. Separate means exist for manipulating each of the three descriptor portions, thus facilitating repetitive operations on related or contiguous operands. Various levels of microcode control are included. Each level of microcode control has its own stack, facilitating interrupts between levels. Stacks are duplicated in "secure stacks" in memory to protect against loss of state data from the stacks.Type: GrantFiled: May 22, 1981Date of Patent: July 30, 1985Assignee: Data General CorporationInventors: Richard G. Bratt, Stephen I. Schleimer, Edward S. Gavrin, John F. Pilat, Steven J. Wallach, Lawrence H. Katz, Douglas M. Wells, Gerald F. Clancy, Craig J. Mundie, David H. Bernstein, Thomas M. Jones, Brett L. Bachman
-
Patent number: 4525780Abstract: A digital data processing system has a memory organized into objects containing at least operands and instructions. Each object is identified by a unique and permanent identifier code which identifies the data processing system and the object. The system uses a protection technique to prevent unauthorized access to objects by users who are identified by a subject number which identifies the user, a process of the system for executing a user's procedure, and the type of operation of the system to be performed by the user's procedure. An access control list for each object includes an access control list entry for each subject having access rights to the object and means for confirming that a particular active subject has access rights to a particular object before permitting access to the object. The system also includes stacks for containing information relating to the current state of execution of the system.Type: GrantFiled: May 31, 1984Date of Patent: June 25, 1985Assignee: Data General CorporationInventors: Richard G. Bratt, Gerald F. Clancy, Edward S. Gavrin, Ronald H. Gruner, Craig J. Mundie, Stephen I. Schleimer, Steven J. Wallach
-
Patent number: 4517642Abstract: A digital computer system in which data operands are represented by names. Each procedure includes a name table, and means are provided to employ the name table to resolve the names into storage addresses at run time. The system also has the ability to run any of a plurality of S-Languages (an S-Language being conceptually similar to a machine language but of higher order); each S-Language can be optimally tailored to a high-order user language. Each procedure includes a dialect code which indicates the dialect of S-Language to which the instructions in the current procedure belong, and the system has provision to execute each procedure accordingly.Type: GrantFiled: May 22, 1981Date of Patent: May 14, 1985Assignee: Data General CorporationInventors: John K. Ahlstrom, David H. Bernstein, Gerald F. Clancy, Ronald H. Gruner, Craig J. Mundie, Michael S. Richmond, Stephen I. Schleimer, Steven J. Wallach, Walter A. Wallach, Jr.
-
Patent number: 4514800Abstract: A digital computer system including a memory and a processor. The memory operates in response to memory commands received from the processor. Items of data stored in the memory include instructions to which the processor responds. Each instruction contains an operation code which belongs to one of several sets of operation codes. The meaning of a given operation code is determined by the operation code set to which the instruction belongs. Some of the instructions also contain names representing items of data used in the operation specified by the operation code. The processor includes an operation code decoding system which decodes the operation code as required for the instruction set to which it belongs, a name resolution system for deriving the address of the data item represented by a name from the name using an architectural base address contained in the name resolution system, and a control system which controls the operation of the processor.Type: GrantFiled: May 22, 1981Date of Patent: April 30, 1985Assignee: Data General CorporationInventors: Ronald H. Gruner, Gerald F. Clancy, Craig J. Mundie, Steven J. Wallach, Stephen I. Schleimer, Walter A. Wallach, Jr., John K. Ahlstrom, David H. Bernstein, Michael S. Richmond, David A. Farber, John F. Pilat, Richard A. Belgard, Richard G. Bratt
-
Patent number: 4499604Abstract: A digital computer system having a memory for storing and providing data including instructions and a processor for processing data in response to the instructions and providing memory operation specifiers to the memory which specify an address of a data item and the memory operation to be performed on it. The instructions in the digital computer system include operation codes belonging to more than one set of operation codes and names representing items to be processed in the operation specified by the operation code. The data in memory further includes name table entries. Each name table entry corresponds to a name and contains information specifying the address of the item represented by the name. The processor includes apparatus for decoding each operation code in response to the operation code and to a dialect value contained in the decoding apparatus which specifies which operation code set the operation code being decoded belongs to.Type: GrantFiled: May 22, 1981Date of Patent: February 12, 1985Assignee: Data General CorporationInventors: Gerald F. Clancy, Ronald H. Gruner, Stephen I. Schleimer, Craig J. Mundie, Steven J. Wallach, Walter A. Wallach, Jr., John K. Ahlstrom, Michael S. Richmond, David H. Bernstein, Richard G. Bratt
-
Patent number: 4499535Abstract: A digital computer uses a memory which is structured into objects, which are blocks of storage of arbitrary length, in which data items are accessed by descriptors which for a desired data item specify the object, the offset into that object, and the length of the data object. The computer system of the present invention further provides the ability to execute any of a plurality of dialects of internal instructions, the repertoire of such dialects being virtually infinite, since there is the ability to load a supporting microcode during operation as needed.Type: GrantFiled: May 22, 1981Date of Patent: February 12, 1985Assignee: Data General CorporationInventors: Brett L. Bachman, Richard A. Belgard, David H. Bernstein, Richard G. Bratt, Gerald F. Clancy, Edward S. Gavrin, Ronald H. Gruner, Thomas M. Jones, Craig J. Mundie, James T. Nealon, John F. Pilat, Stephen I. Schleimer, Steven J. Wallach
-
Patent number: 4498131Abstract: A digital data processing system has a memory organized into objects containing at least operands and instructions. Each object is identified by a unique and permanent identifier code which identifies the data processing system and the object. The system utilizes unique addressing mechanisms the addresses of which have object fields, offset fields and length fields for specifying the location and the total number of bits of an addressed object. The system uses a protection technique to prevent unauthorized access to objects by users who are identified by a subject number which identifies the user, a process of the system for executing the user's procedure, and the type of operation of the system to be performed by the user's procedure. An access control list for each object includes an access control list entry for each subject having access rights to the object and means for confirming that a particular active subject has access rights to a particular object before permitting access to the object.Type: GrantFiled: May 22, 1981Date of Patent: February 5, 1985Assignee: Data General CorporationInventors: Richard G. Bratt, Edward S. Gavrin, Stephen I. Schleimer, John F. Pilat, Walter A. Wallach, Jr., Michael S. Richmond, Richard A. Belgard, David A. Farber, John K. Ahlstrom, Steven J. Wallach, Lawrence H. Katz, Douglas M. Wells, Craig J. Mundie, Gerald F. Clancy, David H. Bernstein, Thomas M. Jones, Brett L. Bachman
-
Patent number: 4498132Abstract: A digital data processing system has a memory organized into objects containing at least operands and instructions. Each object is identified by a unique and permanent identifier code which identifies the data processing system and the object. The system further uses multilevel microcode techniques for controlling sequences of microinstructions and for controlling the interval operations of the processor. The system uses a protection technique to prevent unauthorized access to objects by users who are identified by a subject number which identifies the user, a process of the system for executing a user's procedure, and the type of operation of the system to be performed by the user's procedure. An access control list for each object includes an access control list entry for each subject having access rights to the object and means for confirming that a particular active subject has access rights to a particular object before permitting access to the object.Type: GrantFiled: May 22, 1981Date of Patent: February 5, 1985Assignee: Data General CorporationInventors: John K. Ahlstrom, Brett L. Bachman, Richard A. Belgard, David H. Bernstein, Richard G. Bratt, Gerald F. Clancy, Edward S. Gavrin, Ronald H. Gruner, Thomas M. Jones, Lawrence H. Katz, Craig J. Mundie, Michael S. Richmond, Stephen I. Schleimer, Steven J. Wallach, Walter A. Wallach, Jr., Douglas M. Wells
-
Patent number: 4493023Abstract: A data processing system having a flexible internal structure, protected from and effectively invisible to users, with multilevel control and stack mechanisms and capability of performing multiple, concurrent operations, and providing a flexible, simplified interface to users. The system is internally comprised of a plurality of separate, independent processors, each having a separate microinstruction control and at least one separate, independent port to a central communications and memory node. The communications and memory node is an independent processor having separate, independent microinstruction control and comprised of a plurality of independently operating, microinstruction controlled processors capable of performing multiple, concurrent memory and communications operations. Addressing mechanisms allow permanent, unique identification of information and an extremely large address space accessible and common to all such systems. Addresses are independent of system physical configuration.Type: GrantFiled: May 22, 1981Date of Patent: January 8, 1985Assignee: Data General CorporationInventors: Edward S. Gavrin, Richard G. Bratt, Stephen I. Schleimer, John F. Pilat, Michael S. Richmond, Walter A. Wallach, Jr., Richard A. Belgard, David A. Farber, John K. Ahlstrom, Steven J. Wallach, Gerald F. Clancy, Craig J. Mundie, Thomas M. Jones, Brett L. Bachman, David H. Bernstein
-
Patent number: 4480306Abstract: A data processing system having a flexible internal structure, protected from and effectively invisible to users, with multilevel control and stack mechanisms and capability of performing multiple, concurrent operations, and providing a flexible, simplified interface to users. The system is internally comprised of a plurality of separate, independent processors, each having a separate microinstruction control and at least one separate, independent port to a central communications and memory node. The communications and memory node is an independent processor having separate, independent microinstruction control and comprised of a plurality of independently operating, microinstruction controlled processors capable of performing multiple, concurrent memory and communications operations. Addressing mechanisms allow permanent, unique identification of information as objects and an extremely large address space accessible and common to all such systems.Type: GrantFiled: May 22, 1981Date of Patent: October 30, 1984Assignee: Data General CorporationInventors: Brett L. Bachman, Richard A. Belgard, David H. Bernstein, Richard G. Bratt, Gerald F. Clancy, Edward S. Gavrin, Thomas M. Jones, Lawrence H. Katz, Craig J. Mundie, John F. Pilat, Stephen I. Schleimer, Steven J. Wallach, Walter A. Wallach, Jr., Douglas M. Wells
-
Patent number: 4455604Abstract: The processor of the present invention executes procedures, which comprise S-language instructions and names. S-languages are of higher order than typical machine languages and can be tailored to user high-order languages. Each procedure includes a dialect code which the processor interprets, enabling it to execute any of a plurality of dialects of S-languages. The processor includes means for resolving names into operand logical addresses. The processor possosses multiple levels of microcode control means, each with its own set of stacks.Type: GrantFiled: May 22, 1981Date of Patent: June 19, 1984Assignee: Data General CorporationInventors: John K. Ahlstrom, Brett Bachman, Richard A. Belgard, David H. Bernstein, Richard G. Bratt, Ronald H. Gruner, Thomas M. Jones, Lawrence H. Katz, Craig J. Mundie, Michael S. Richmond, Stephen I. Schleimer, Steven J. Wallach, Walter A. Wallach, Jr, Douglas M. Well