Patents by Inventor Steven Joseph Kurtz
Steven Joseph Kurtz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
RECOMMENDING CHANGES IN THE DESIGN OF AN INTEGRATED CIRCUIT USING A RULES-BASED ANALYSIS OF FAILURES
Publication number: 20240119205Abstract: A computer-implemented method, system and computer program product for recommending design changes in designing a digital integrated circuit. An analysis of the digital integrated circuit being designed is performed, where the result of such an analysis involves violations being identified and stored. A stored violation, such as a cross-domain, cross-hierarchy and multi-cycle violation, may then be analyzed to identify a root cause of the violation using a rule. Such a rule may be used for triaging various failures in the cross-domain, cross-hierarchy and/or multi-cycle violation of the digital integrated circuit. A design change in the design of the digital integrated circuit may then be recommended based on the identified root cause of the violation. In this manner, the root cause of failures are effectively identified in the design of digital integrated circuits using an offline analysis of cross-domain, cross-hierarchy and/or multi-cycle violations using a rules-based approach.Type: ApplicationFiled: October 11, 2022Publication date: April 11, 2024Inventors: SheshaShayee K Raghunathan, Charles Gates, Kerim Kalafala, Steven Joseph Kurtz, Morgan D. Davis, Debra Dean, Chris Cavitt, Chaitra M Bhat, Richard William Taggart -
Publication number: 20240104277Abstract: A method, system, and computer program product are disclosed for implementing enhanced noise impact on function (NIOF) analysis of an IC design having nets in multiple different variable voltage domains next to each other and modeling all multiple worst-case victim-aggressor voltage configurations in a single run leveraging noise abstracts characterized at a single voltage corner. The NIOF analysis enables accurately identifying incorrect victim switching or functional fails, effectively and efficiently providing design verification and the ability to sign-off an IC design with a single run, and enable modifying an integrated circuit design to fix NIOF failures, and fabricating an integrated circuit.Type: ApplicationFiled: September 22, 2022Publication date: March 28, 2024Inventors: Steven Joseph KURTZ, Michael Henry SITKO, Rahul M. RAO, Sanjay UPRETI, Ajith Kumar Madathil CHANDRASEKARAN
-
Patent number: 11314916Abstract: An effective spacing is calculated for each physical spacing between two or more neighbor nets of a target net. Segment boundaries are determined based on the calculated effective spacing to define segments for the target net and one of the segments is selected. A metal configuration for the selected segment is identified and a table of capacitance per-unit-length is accessed for the identified metal configuration to return an above capacitance value, a below capacitance value, a left-side capacitance value, and a right-side capacitance value for the corresponding segment, the table comprising at least a two-dimensional (2D) table. The capacitance values are scaled based on a corresponding segment length determined from the calculated effective spacing. The selecting, identifying, accessing and scaling operations are repeated for each remaining segment of the target net. Optionally, the above, below, left, and right capacitance values for all segments of the target net are summed.Type: GrantFiled: July 31, 2020Date of Patent: April 26, 2022Assignee: International Business Machines CorporationInventors: David J. Widiger, Steven Joseph Kurtz, Lewis William Dewey, III, Susan Elizabeth Cellier, Ronald Dennis Rose
-
Publication number: 20220035983Abstract: An effective spacing is calculated for each physical spacing between two or more neighbor nets of a target net. Segment boundaries are determined based on the calculated effective spacing to define segments for the target net and one of the segments is selected. A metal configuration for the selected segment is identified and a table of capacitance per-unit-length is accessed for the identified metal configuration to return an above capacitance value, a below capacitance value, a left-side capacitance value, and a right-side capacitance value for the corresponding segment, the table comprising at least a two-dimensional (2D) table. The capacitance values are scaled based on a corresponding segment length determined from the calculated effective spacing. The selecting, identifying, accessing and scaling operations are repeated for each remaining segment of the target net. Optionally, the above, below, left, and right capacitance values for all segments of the target net are summed.Type: ApplicationFiled: July 31, 2020Publication date: February 3, 2022Inventors: David J. Widiger, Steven Joseph Kurtz, Lewis William Dewey, III, Susan Elizabeth Cellier, Ronald Dennis Rose
-
Patent number: 11176308Abstract: An integrated circuit includes a target wiring layer, a first adjacent wiring layer above the target wiring layer, and a second adjacent wiring layer below the target wiring layer. Each adjacent wiring layer including crossing wires orthogonal to the target wiring layer. Modify a putative design of the integrated circuit by selecting a target wire; identifying lateral neighbors of the target wire; defining regions of the target wire where the lateral neighbors are homogeneous in cross-section; for each region of the target wire, calculating a wire pattern for the crossing wires; identifying segments within above and below portions of the wire pattern; for each above and below segment pair, obtaining a per-unit-length capacitance from a reduced pattern database; extracting a total parasitic capacitance from the per-unit-length pattern capacitances; and in response to an assessment of the impact of the total parasitic capacitance on circuit performance, producing a modified design.Type: GrantFiled: June 19, 2020Date of Patent: November 16, 2021Assignee: International Business Machines CorporationInventors: David J. Widiger, Steven Joseph Kurtz, Susan Elizabeth Cellier, Lewis William Dewey, III, Ronald Dennis Rose
-
Patent number: 10929581Abstract: The accuracy of electronic design automation is increased by determining whether fill wires in a putative integrated circuit design should be effectively grounded or floating. For each signal wire in the putative design adjacent to the fill wires, a signal sensitivity value, which represents sensitivity of a given one of the plurality of signal wires to noise and timing, is determined. For each one of the fill wires, a fill sensitivity value is determined by: identifying coupling of each one of the fill wires to the adjacent signal wires; and calculating the fill sensitivity value as a combination of the signal sensitivity values of each of the adjacent signal wires for which the coupling has been identified. At least a portion of the fill wires are selectively effectively grounded based on the fill sensitivity value, to obtain a modified design.Type: GrantFiled: June 5, 2019Date of Patent: February 23, 2021Assignee: International Business Machines CorporationInventors: Steven Joseph Kurtz, Ronald D. Rose, David J. Widiger
-
Publication number: 20200387817Abstract: Computer systems that use artificial intelligence to predict strategies, scenarios and or game plans for sports games that are already in progress. In some embodiments a feedback loop is used so that the artificial intelligence takes into account events occurring in and/or around the game as they occur to provide updated predictions.Type: ApplicationFiled: June 5, 2019Publication date: December 10, 2020Inventors: Steven Joseph Kurtz, Pritpal S. Arora, Tedrick N. Northway, Laxmikantha Sai Nanduru, Clea Anne Zolotow
-
Publication number: 20200387580Abstract: The accuracy of electronic design automation is increased by determining whether fill wires in a putative integrated circuit design should be effectively grounded or floating. For each signal wire in the putative design adjacent to the fill wires, a signal sensitivity value, which represents sensitivity of a given one of the plurality of signal wires to noise and timing, is determined. For each one of the fill wires, a fill sensitivity value is determined by: identifying coupling of each one of the fill wires to the adjacent signal wires; and calculating the fill sensitivity value as a combination of the signal sensitivity values of each of the adjacent signal wires for which the coupling has been identified. At least a portion of the fill wires are selectively effectively grounded based on the fill sensitivity value, to obtain a modified design.Type: ApplicationFiled: June 5, 2019Publication date: December 10, 2020Inventors: Steven Joseph Kurtz, Ronald D. Rose, David J. Widiger