Patents by Inventor Steven Kommrusch
Steven Kommrusch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10642336Abstract: A processor adjusts frequencies of one or more clock signals in response to a voltage droop at the processor. The processor generates at least one clock signal by generating a plurality of base clock signals, each of the base clock signals having a common frequency but a different phase. The processor also generates a plurality of enable signals, wherein each enable signal governs whether a corresponding one of the base clock signals is used to generate the clock signal. The enable signals therefore determine the frequency of the clock signal. In response to detecting a voltage droop, the processor adjusts the enable signals used to generate the clock signal, thereby reducing the frequency of the clock signal droop.Type: GrantFiled: July 12, 2016Date of Patent: May 5, 2020Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Steven Kommrusch, Amitabh Mehra, Richard Martin Born, Bobby D. Young
-
Patent number: 10592442Abstract: A processor applies offset values to read and write pointers to a first-in-first-out buffer (FIFO) for data being transferred between clock domains. The pointer offsets are based on a frequency ratio between the clock domains, and reduce latency while ensuring that data is not read by the receiving clock domain from an entry of the FIFO until after the data has been written to the entry, thereby reducing data transfer errors. The processor resets the pointer offset values in response to a change in clock frequency at one or both of the clock domains, allowing the processor to continue to accurately transfer data in response to clock frequency changes.Type: GrantFiled: December 11, 2017Date of Patent: March 17, 2020Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Richard Martin Born, David M. Dahle, Steven Kommrusch
-
Publication number: 20190179777Abstract: A processor applies offset values to read and write pointers to a first-in-first-out buffer (FIFO) for data being transferred between clock domains. The pointer offsets are based on a frequency ratio between the clock domains, and reduce latency while ensuring that data is not read by the receiving clock domain from an entry of the FIFO until after the data has been written to the entry, thereby reducing data transfer errors. The processor resets the pointer offset values in response to a change in clock frequency at one or both of the clock domains, allowing the processor to continue to accurately transfer data in response to clock frequency changes.Type: ApplicationFiled: December 11, 2017Publication date: June 13, 2019Inventors: Richard Martin Born, David M. Dahle, Steven Kommrusch
-
Patent number: 10303200Abstract: A method for implementing clock dividers includes providing, in response to detecting a voltage drop at a processor core, an input clock signal to a transmission gate multiplexer for selecting between one of two stretch-enable signals. In some embodiments, selecting between the one of two stretch-enable signals includes inputting a set of core clock enable signals into a clock divider circuit, and modifying the set of core clock enable signals to generate the stretch-enable signals. An output clock signal is generated based on the selected stretch-enable signal.Type: GrantFiled: February 24, 2017Date of Patent: May 28, 2019Assignee: Advanced Micro Devices, Inc.Inventors: Deepesh John, Steven Kommrusch, Vibhor Mittal
-
Patent number: 10168731Abstract: A processor maintains a minimum setup time for data being transferred between clock domains, including maintaining the minimum setup time in response to a frequency change in a clock signal for at least one of the clock domains. The processor employs one or more control modules that monitor clock edges in each of the clock domains to ensure that data is not accessed by the receiving clock domain from a storage location until a minimum number of phases have elapsed in the transferring clock domain after the data has been written to the storage location. Further, the control module maintains the minimum setup time in response to a change in clock frequency at one or both of the clock domains.Type: GrantFiled: July 13, 2016Date of Patent: January 1, 2019Assignee: Advanced Micro Devices, Inc.Inventors: Steven Kommrusch, Amitabh Mehra, Richard Martin Born
-
Publication number: 20180246557Abstract: A method for implementing clock dividers includes providing, in response to detecting a voltage drop at a processor core, an input clock signal to a transmission gate multiplexer for selecting between one of two stretch-enable signals. In some embodiments, selecting between the one of two stretch-enable signals includes inputting a set of core clock enable signals into a clock divider circuit, and modifying the set of core clock enable signals to generate the stretch-enable signals. An output clock signal is generated based on the selected stretch-enable signal.Type: ApplicationFiled: February 24, 2017Publication date: August 30, 2018Inventors: Deepesh JOHN, Steven KOMMRUSCH, Vibhor MITTAL
-
Publication number: 20180017988Abstract: A processor maintains a minimum setup time for data being transferred between clock domains, including maintaining the minimum setup time in response to a frequency change in a clock signal for at least one of the clock domains. The processor employs one or more control modules that monitor clock edges in each of the clock domains to ensure that data is not accessed by the receiving clock domain from a storage location until a minimum number of phases have elapsed in the transferring clock domain after the data has been written to the storage location. Further, the control module maintains the minimum setup time in response to a change in clock frequency at one or both of the clock domains.Type: ApplicationFiled: July 13, 2016Publication date: January 18, 2018Inventors: Steven Kommrusch, Amitabh Mehra, Richard Martin Born
-
Publication number: 20180018009Abstract: A processor adjusts frequencies of one or more clock signals in response to a voltage droop at the processor. The processor generates at least one clock signal by generating a plurality of base clock signals, each of the base clock signals having a common frequency but a different phase. The processor also generates a plurality of enable signals, wherein each enable signal governs whether a corresponding one of the base clock signals is used to generate the clock signal. The enable signals therefore determine the frequency of the clock signal. In response to detecting a voltage droop, the processor adjusts the enable signals used to generate the clock signal, thereby reducing the frequency of the clock signal droop.Type: ApplicationFiled: July 12, 2016Publication date: January 18, 2018Inventors: Steven Kommrusch, Amitabh Mehra, Richard Martin Born, Bobby D. Young
-
Patent number: 9360906Abstract: An interface couples a plurality of compute units to a power management controller. The interface conveys a power report for the plurality of compute units to the power management controller. The power management controller receives the power report, determines a power action for the plurality of compute units based at least in part on the power report, and transmits a message specifying the power action through the interface. The power action is performed.Type: GrantFiled: May 1, 2013Date of Patent: June 7, 2016Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Alexander Branover, Steven Kommrusch, Marvin Denman, Maurice Steinman
-
Publication number: 20140331069Abstract: An interface couples a plurality of compute units to a power management controller. The interface conveys a power report for the plurality of compute units to the power management controller. The power management controller receives the power report, determines a power action for the plurality of compute units based at least in part on the power report, and transmits a message specifying the power action through the interface. The power action is performed.Type: ApplicationFiled: May 1, 2013Publication date: November 6, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Alexander Branover, Steven Kommrusch, Marvin Denman, Maurice Steinman
-
Patent number: 7865879Abstract: Compression of branch trace messaging information differs for a mode employed for software debug or optimization, in which the information is tightly packed, than for a mode employed for hardware debug, in which executed instruction addresses are more frequently included to better support detection of incorrect branch jumps. In addition, compression of branch trace messaging information may be selectively adapted in at least one of the two modes to provide executed instruction addresses at greater frequency, up to an address for each instruction executed within a particular code segment.Type: GrantFiled: April 29, 2003Date of Patent: January 4, 2011Inventors: Steven Kommrusch, Ashley P. Doriss
-
Publication number: 20070136545Abstract: A method includes receiving a first memory access request from a first device during a first interval. The first memory access request is to access a first page of a multiple-page memory. The method further includes receiving a second memory access request from the first device during a second interval subsequent to the first interval and receiving a third memory access request from a second device during the second interval. The method additionally includes preferentially selecting the second memory access request over the third memory access request for provision to the multiple-page memory if an indicator indicates the second memory access request is expected to access the first page of the multiple-page memory.Type: ApplicationFiled: December 9, 2005Publication date: June 14, 2007Applicant: Advanced Micro Devices, Inc.Inventors: Steven Kommrusch, Brett Tischler
-
Patent number: 7177379Abstract: Double data rate (DDR) synchronous dynamic random access memory (SDRAM) data is sampled into a synchronization circuit on both rising and falling edges of a data strobe (DQS) signal, into separate latches. A delay calculation and timing synchronization unit determines the location of the data strobe signal relative to rising/falling edges of an internal clock, then decides which sample to transfer into the internal data path and whether to use the rising or falling internal clock edge. Every DDR-SDRAM read transaction is thus automatically synchronized without the need for predetermined delay(s), allowing a wide range of operating frequencies and frequency variations to be accommodated.Type: GrantFiled: April 29, 2003Date of Patent: February 13, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Elias Shihadeh, Redentor Valencia, Steven Kommrusch