Abstract: The invention relates to a circuit of which the operating rate varies according to temperature, supply voltage and intrinsic quality of the transistors of the circuit, associated to a compensating circuit which comprises a constant current source (26) that produces a substantially constant current which is independent of temperature, supply voltage and intrinsic quality of the transistors of the circuit, a variable current source (28) producing a current that increases in an inverse proportion to temperature, supply voltage and intrinsic quality of the transistors of the circuit, and means for decreasing the operating rate of the circuit when the difference of the currents produced by the first and second sources increases.

Abstract: The invention relates to a circuit of which the operating rate varies according to temperature, supply voltage and intrinsic quality of the transistors of the circuit, associated to a compensating circuit which comprises a constant current source (26) that produces a substantially constant current which is independent of temperature, supply voltage and intrinsic quality of the transistors of the circuit, a variable current source (28) producing a current that increases in an inverse proportion to temperature, supply voltage and intrinsic quality of the transistors of the circuit, and means for decreasing the operating rate of the circuit when the difference of the currents produced by the first and second sources increases.

Abstract: The invention relates to a circuit of which the operating rate varies according to temperature, supply voltage and intrinsic quality of the transistors of the circuit, associated to a compensating circuit which comprises a constant current source (26) that produces a substantially constant current which is independent of temperature, supply voltage and intrinsic quality of the transistors of the circuit, a variable current source (28) producing a current that increases in an inverse proportion to temperature, supply voltage and intrinsic quality of the transistors of the circuit, and means for decreasing the operating rate of the circuit when the difference of the currents produced by the first and second sources increases.

Abstract: Output stage with self calibrating slew rate control. An output stage comprising a first (1) and a second (2) supply terminal for receiving a supply voltage (SV); a pre-drive circuit (PDS) coupled to an input terminal (IP) for receiving an input signal (V.sub.i), the pre-drive circuit (PDS) comprising a series transistor (TS) with a control electrode (TS.sub.g) for receiving a control voltage (V.sub.cntrl) for controlling a maximum current from an output (PDS.sub.OUT) of the pre-drive circuit (PDS), and a capacitor (C) for retaining the control voltage (V.sub.cntrl); an output-drive circuit (ODS) for delivering an output signal (V.sub.o) at an output terminal (OP) in response to the input signal (V.sub.i); and a control circuit (CC) for delivering the control voltage (V.sub.cntrl). The output stage further comprises a control circuit (CC) which is coupled between the output terminal (OP) and the control electrode (TS.sub.g).

Abstract: An output stage comprising an input terminal (IP) for receiving an input signal (V.sub.i); an output terminal (OP) for delivering an output signal (V.sub.o) in response to the input signal (V.sub.i); a first (1) and second (2) supply terminal for receiving a supply voltage (SV); a field effect transistor (Q1) comprising a gate (GN), and a main current path between a source and a drain coupled between the first supply terminal (1) and the output terminal (OP); and slewing control means (SCM) for reducing the speed of voltage change at the gate (GN) of the field effect transistor (Q1) for reducing the speed of current change through the main current path of the field effect transistor (Q1) when the output signal (V.sub.o) changes from a first steady state (FST) via a transition area (TRE) to a second steady state (SST).