Patents by Inventor Stuart M. Burns
Stuart M. Burns has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6593617Abstract: Metal oxide semiconductor field effect transistor (MOSFET) comprising a drain region and source region which enclose a channel region. A thin gate oxide is situated on the channel region and a gate conductor with vertical side walls is located on this gate oxide. The interfaces between the source region and channel region and the drain region and channel region are abrupt.Type: GrantFiled: February 19, 1998Date of Patent: July 15, 2003Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Stuart M. Burns, Hussein I. Hanafi, Yuan Taur, William C. Wille
-
Patent number: 6461529Abstract: A process and etchant gas composition for anisotropically etching a trench in a silicon nitride layer of a multilayer structure. The etchant gas composition has an etchant gas including a polymerizing agent, a hydrogen source, an oxidant, and a noble gas diluent. The oxidant preferably includes a carbon-containing oxidant component and an oxidant-noble gas component. The fluorocarbon gas is selected from CF4, C2F6, and C3F8; the hydrogen source is selected from CHF3, CH2F2, CH3F, and H2; the oxidant is selected from CO, CO2, and O2; and the noble gas diluent is selected from He, Ar, and Ne. The constituents are added in amounts to achieve an etchant gas having a high nitride selectivity to silicon oxide and photoresist. A power source, such as an RF power source, is applied to the structure to control the directionality of the high density plasma formed by exciting the etchant gas.Type: GrantFiled: April 26, 1999Date of Patent: October 8, 2002Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Stuart M. Burns, Hussein I. Hanafi, Waldemar W. Kocon, William C. Wille, Richard Wise
-
Patent number: 6268226Abstract: A process for estimating a critical dimension of a trench formed by etching a substrate. First, a regression model is constructed for estimating the critical dimension, in which principal component loadings and principal component scores are also calculated. Next, a substrate is etched and spectral data of the etching are collected. A new principal component score is then calculated using the spectral data and the principal component loadings. Finally, the critical dimension of the trench is estimated by applying the new principal component score to the regression model.Type: GrantFiled: June 30, 1999Date of Patent: July 31, 2001Assignee: International Business Machines CorporationInventors: David Angell, Stuart M. Burns, Waldemar W. Kocon, Michael L. Passow
-
Patent number: 6258679Abstract: A method of fabricating MOSFET devices in which the gate polysilicon is not consumed during damascene etch back, comprising: (a) forming a gate stack on a surface of a silicon-containing substrate, said gate stack having at least a pad oxide layer formed on said surface of said silicon-containing substrate and a nitride layer formed on said pad oxide layer; (b) forming a trough in said gate stack stopping on said pad oxide layer exposing a portion of said pad oxide layer, said trough having vertical sidewalls; (c) forming a conformal silicon layer on said gate stack and in said trough, including said vertical sidewalls and said exposed pad oxide layer; (d) removing the conformal silicon layer from said gate stack and said exposed pad oxide layer whereby silicon remains on the vertical sidewalls of said trough; (e) removing the exposed pad oxide from said trough exposing a portion of the silicon-containing substrate; (f) oxidizing the silicon on said vertical sidewalls of the trough and in said exposed siliconType: GrantFiled: December 20, 1999Date of Patent: July 10, 2001Assignee: International Business Machines CorporationInventors: Stuart M. Burns, Hussein I. Hanafi
-
Patent number: 6143635Abstract: Metal oxide semiconductor field effect transistor (MOSFET) including a drain region and a source region adjacent to a channel region. A gate oxide is situated on the channel region and a gate conductor with vertical side walls is placed on the gate oxide. The MOSFET further includes a threshold adjust implant region and/or punch through implant region being aligned with respect to the gate conductor and limited to an area underneath the gate conductor.Type: GrantFiled: August 16, 1999Date of Patent: November 7, 2000Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Stuart M. Burns, Hussein I. Hanafi, Yuan Taur, William C. Wille
-
Patent number: 6040214Abstract: A method for the formation of field effect transistors (FETs), and more particularly metal oxide field effect transistors (MOSFETs), comprising the steps of: forming a dielectric stack on a semiconductor structure; defining an etch window on the dielectric stack; defining a gate hole in the dielectric stack by transferring the etch window into the dielectric stack using a reactive ion etching (RIE) process; depositing a side wall layer; removing the side wall layer from horizontal surfaces of the dielectric stack and gate hole such that side wall spacers remain which reduce the lateral size of the gate hole; depositing a gate conductor such that it fills the gate hole; removing the gate conductor covering the portions of the semiconductor structure surrounding the gate hole; removing at least part of the dielectric stack; and removing the side wall spacers.Type: GrantFiled: February 19, 1998Date of Patent: March 21, 2000Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Stuart M. Burns, Hussein I. Hanafi, Yuan Taur, William C. Wille
-
Patent number: 5976986Abstract: RIE of metallization is achieved at low power and low pressure using Cl.sub.2 and HCl as reactant species by creating a transformer coupled plasma with power applied to electrodes positioned both above and below a substrate with metallization thereon to be etched. Three layer metallizations which include bulk aluminum or aluminum alloy sandwiched between barrier layers made from, for example, Ti/TiN, are etched in a three step process wherein relatively lower quantities of Cl.sub.2 are used in the plasma during etching of the barrier layers and relatively higher quantities of Cl.sub.2 are used during etching of the bulk aluminum or aluminum alloy layer. The ratio of etchants Cl.sub.2 and HCl and an inert gas, such as N.sub.2 are controlled in a manner such that a very thin side wall layer (10-100 .ANG.) of reaction byproducts created during RIE are deposited on the side walls of trenches formed in the metallization during etching.Type: GrantFiled: August 6, 1996Date of Patent: November 2, 1999Assignees: International Business Machines Corp., Siemens Aktiengesellschaft, Kabushiki Kaisha ToshibaInventors: Munir D. Naeem, Stuart M. Burns, Rosemary Christie, Virinder Grewal, Walter W. Kocon, Masaki Narita, Bruno Spuler, Chi-Hua Yang
-
Patent number: 5895273Abstract: Decoupled plasma etching process used to make a protruding structure having vertical or near vertical sidewalls. The decoupled plasma etching process comprises the following steps:forming a mask on top of a semiconductor substrate defining the lateral size of the protruding structures to be formed in said substrate,feeding HCl, Cl.sub.2 and N.sub.2 into a plasma chamber to provide an ion plasma when applying source power,causing said ions to diffuse towards the substrate by applying a bias power such that the portions of said substrate not being covered by said mask are etched away, wherein the dosage of HCl, Cl.sub.2 and N.sub.2 is chosen such that newly formed portions of the sidewall surfaces are passivated by by-product of Si, Cl, and N.sub.2 and thus become protected from further being etched. The bias power is less than 70 Watts to ensure that the etching process is predominantly chemical.Type: GrantFiled: June 27, 1997Date of Patent: April 20, 1999Assignee: International Business Machines CorporationInventors: Stuart M. Burns, Hussein I. Hanafi, Waldemar W. Kocon, Jeffrey J. Welser
-
Patent number: 5846884Abstract: A method in a plasma processing chamber for etching through a selected portion of a layer stack. The layer stack comprises a metallization layer, a first barrier layer disposed adjacent to the metallization layer, and a photoresist layer disposed above the metallization layer. The method includes etching at least partially through the first barrier layer using a high sputter component etch. The method further includes etching at least partially through the metallization layer using a low sputter component etch. The low sputter component etch has a sputter component lower than a sputter component of the high sputter component etch.Type: GrantFiled: June 20, 1997Date of Patent: December 8, 1998Assignees: Siemens Aktiengesellschaft, International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Munir D. Naeem, Stuart M. Burns, Nancy Greco, Steve Greco, Virinder Grewal, Ernest Levine, Masaki Narita, Bruno Spuler