Patents by Inventor Stuart Pullen
Stuart Pullen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11557964Abstract: An apparatus is disclosed for operating a charge pump in a high-efficiency low-ripple burst mode. In an example aspect, the apparatus includes a charge pump with a flying capacitor, a switching circuit, and a burst-mode controller. The switching circuit is coupled to the flying capacitor and configured to selectively: be in a burst configuration to charge and discharge the flying capacitor based on a clock signal; or be in a pulse-skipping configuration. The burst-mode controller is coupled to the switching circuit and configured to trigger the switching circuit to transition from the pulse-skipping configuration to the burst configuration at a time that occurs between rising edges of the clock signal. The burst-mode controller is also configured to cause charging of the flying capacitor to occur for approximately half a period of the clock signal responsive to triggering the switching circuit to transition from the pulse-skipping configuration to the burst configuration.Type: GrantFiled: May 28, 2021Date of Patent: January 17, 2023Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, Jialei Xu, Chunping Song, Ta-Tung Yen
-
Publication number: 20210376719Abstract: An apparatus is disclosed for operating a charge pump in a high-efficiency low-ripple burst mode. In an example aspect, the apparatus includes a charge pump with a flying capacitor, a switching circuit, and a burst-mode controller. The switching circuit is coupled to the flying capacitor and configured to selectively: be in a burst configuration to charge and discharge the flying capacitor based on a clock signal; or be in a pulse-skipping configuration. The burst-mode controller is coupled to the switching circuit and configured to trigger the switching circuit to transition from the pulse-skipping configuration to the burst configuration at a time that occurs between rising edges of the clock signal. The burst-mode controller is also configured to cause charging of the flying capacitor to occur for approximately half a period of the clock signal responsive to triggering the switching circuit to transition from the pulse-skipping configuration to the burst configuration.Type: ApplicationFiled: May 28, 2021Publication date: December 2, 2021Inventors: Stuart Pullen, Jialei Xu, Chunping Song, Ta-Tung Yen
-
Patent number: 10756614Abstract: Methods and apparatus for current sensing and error correction in a switched-mode power supply composed of a high-side transistor coupled to a low-side transistor are described. One example method generally includes capturing a current associated with the low-side transistor at a first time corresponding to the low-side transistor turning off; capturing a current associated with the high-side transistor at a second time corresponding to a first delay after the high-side transistor turns on; capturing the current associated with the high-side transistor at a third time corresponding to the high-side transistor turning off; and applying a first correction current to a current-summing node of the current-sensing circuit for a first interval based on the first delay, wherein the first correction current is based on the captured current associated with the low-side transistor at the first time and on the captured current associated with the high-side transistor at the second time.Type: GrantFiled: June 11, 2018Date of Patent: August 25, 2020Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, Michael Bui, Steve Hawley, Chunping Song
-
Publication number: 20200076306Abstract: A buck-or-boost switching regulator circuit includes an analog control circuit that generates a control signal to control the buck-or-boost switching regulator circuit to operate in different modes including a buck mode, a boost mode, and a pass mode. A first amplifier in the control loop circuit generates a first error signal based on one or more of an output voltage, an input current and an output current of the buck-or-boost switching regulator, and a reference voltage. The control signal is based on the first error signal. A control signal adjustment circuit, coupled to an output of the first amplifier, prevents the control signal from getting high enough to be sliced by a boost voltage ramp signal or to be low enough to be sliced by a buck voltage ramp signal based on an input voltage and an output voltage of the buck-or-boost switching regulator circuit.Type: ApplicationFiled: August 29, 2019Publication date: March 5, 2020Inventors: Stuart Pullen, William Rader
-
Patent number: 10523042Abstract: Certain aspects of the present disclosure generally relate to reducing the size of parallel charging circuits for charging a battery in a portable device, while still effectively providing input current sensing and reverse current blocking capabilities. One example battery charging circuit generally includes: (1) a first charging circuit comprising a first charging output connectable to a battery and a first converter to provide power to the first charging output; and (2) a second charging circuit comprising a second charging output connectable to the battery, a second converter to provide power to the second charging output, a first transistor coupled between an output of the second converter and the second charging output, and a current-sensing circuit coupled to the output of the second converter to sense a current through the first transistor.Type: GrantFiled: September 22, 2017Date of Patent: December 31, 2019Assignee: QUALCOMM IncorporatedInventors: Chunping Song, Jialei Xu, Stuart Pullen, Steve Hawley, Neal Horovitz, Shashank Prakash Mane
-
Publication number: 20190379270Abstract: Methods and apparatus for current sensing and error correction in a switched-mode power supply composed of a high-side transistor coupled to a low-side transistor are described. One example method generally includes capturing a current associated with the low-side transistor at a first time corresponding to the low-side transistor turning off; capturing a current associated with the high-side transistor at a second time corresponding to a first delay after the high-side transistor turns on; capturing the current associated with the high-side transistor at a third time corresponding to the high-side transistor turning off; and applying a first correction current to a current-summing node of the current-sensing circuit for a first interval based on the first delay, wherein the first correction current is based on the captured current associated with the low-side transistor at the first time and on the captured current associated with the high-side transistor at the second time.Type: ApplicationFiled: June 11, 2018Publication date: December 12, 2019Inventors: Stuart PULLEN, Michael BUI, Steve HAWLEY, Chunping SONG
-
Patent number: 10326296Abstract: A multi-phase (e.g., dual-phase) concurrent configuration of a power management component supports higher current levels to peripheral devices while maintaining acceptable thermal limits. A dual-phase integrated circuit (IC) having a first input/output (I/O) port coupled to a battery and a second I/O port coupled to an adapter and a peripheral device implements the configuration. The dual phase IC includes a dual-phase voltage regulator that selectively provide power (i) from the first I/O port to the second I/O port to provide power to the peripheral device or (ii) from the second I/O port to the first I/O port to provide power to the battery. A controller activates a boost phase to power the second I/O port in response to detecting a demand current of the peripheral device exceeds a maximum current available from the adapter.Type: GrantFiled: September 22, 2016Date of Patent: June 18, 2019Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, Steve Hawley, Thomas O'Brien
-
Patent number: 10270342Abstract: Certain aspects of the present disclosure provide methods and apparatus for current sensing and error correction, or at least adjustment, for a switching regulator. One example current-sensing circuit generally includes a first amplifier, a buffer, a low-pass filter, a first switch coupled between an output of the first amplifier and an input of the buffer, a second switch coupled between the output of the first amplifier and an input of the low-pass filter, a third switch coupled between an output of the buffer and the input of the low-pass filter, and a fourth switch coupled between the input of the low-pass filter and a reference node for the circuit.Type: GrantFiled: May 8, 2018Date of Patent: April 23, 2019Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, Michael Bui, Chunping Song, Jialei Xu
-
Publication number: 20180331624Abstract: Certain aspects of the present disclosure provide methods and apparatus for current sensing and error correction, or at least adjustment, for a switching regulator. One example current-sensing circuit generally includes a first amplifier, a buffer, a low-pass filter, a first switch coupled between an output of the first amplifier and an input of the buffer, a second switch coupled between the output of the first amplifier and an input of the low-pass filter, a third switch coupled between an output of the buffer and the input of the low-pass filter, and a fourth switch coupled between the input of the low-pass filter and a reference node for the circuit.Type: ApplicationFiled: May 8, 2018Publication date: November 15, 2018Inventors: Stuart PULLEN, Michael BUI, Chunping SONG, Jialei XU
-
Publication number: 20180331564Abstract: Certain aspects of the present disclosure generally relate to reducing the size of parallel charging circuits for charging a battery in a portable device, while still effectively providing input current sensing and reverse current blocking capabilities. One example battery charging circuit generally includes: (1) a first charging circuit comprising a first charging output connectable to a battery and a first converter to provide power to the first charging output; and (2) a second charging circuit comprising a second charging output connectable to the battery, a second converter to provide power to the second charging output, a first transistor coupled between an output of the second converter and the second charging output, and a current-sensing circuit coupled to the output of the second converter to sense a current through the first transistor.Type: ApplicationFiled: September 22, 2017Publication date: November 15, 2018Inventors: Chunping SONG, Jialei XU, Stuart PULLEN, Steve HAWLEY, Neal HOROVITZ, Shashank Prakash MANE
-
Patent number: 9755514Abstract: In one embodiment, a method receives a shed comparison signal that is based on a comparison of a voltage detected from a voltage converter to a reference voltage and receives a zero cross signal that indicates whether a current from the voltage converter has crossed zero. The shed comparison signal is sampled for a first number of clock cycles to generate shed comparison sampled values. Also, the zero cross signal is sampled for a second number of clock cycles to generate zero cross sampled values where the second number of clock cycles are less than the first number of clock cycles. The method determines a change between a shed state and an unshed state based on the shed comparison sampled values for the first number of clock cycles or the zero cross sampled values for the second number of clock cycles.Type: GrantFiled: July 7, 2015Date of Patent: September 5, 2017Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, William Rader
-
Publication number: 20170222464Abstract: A multi-phase (e.g., dual-phase) concurrent configuration of a power management component supports higher current levels to peripheral devices while maintaining acceptable thermal limits. A dual-phase integrated circuit (IC) having a first input/output (I/O) port coupled to a battery and a second I/O port coupled to an adapter and a peripheral device implements the configuration. The dual phase IC includes a dual-phase voltage regulator that selectively provide power (i) from the first I/O port to the second I/O port to provide power to the peripheral device or (ii) from the second I/O port to the first I/O port to provide power to the battery. A controller activates a boost phase to power the second I/O port in response to detecting a demand current of the peripheral device exceeds a maximum current available from the adapter.Type: ApplicationFiled: September 22, 2016Publication date: August 3, 2017Inventors: Stuart PULLEN, Steve HAWLEY, Thomas O'BRIEN
-
Publication number: 20170222463Abstract: A battery charging implementation improves the charging time (e.g., deliver a maximum or improved charge while minimizing or reducing power loss on the mobile device) by regulating a charging device duty cycle (e.g., buck duty cycle) of a switching regulator/converter (e.g., buck regulator) to a narrow range. An input voltage of a battery charging circuit is dynamically adjusted to maintain a duty cycle within a predetermined range. A battery is then charged in accordance with an output voltage of the battery charging circuit resulting from the adjusted duty cycle.Type: ApplicationFiled: September 20, 2016Publication date: August 3, 2017Inventors: Stuart PULLEN, Steve HAWLEY, Thomas O'BRIEN
-
Publication number: 20160276932Abstract: In one embodiment, a method receives a shed comparison signal that is based on a comparison of a voltage detected from a voltage converter to a reference voltage and receives a zero cross signal that indicates whether a current from the voltage converter has crossed zero. The shed comparison signal is sampled for a first number of clock cycles to generate shed comparison sampled values. Also, the zero cross signal is sampled for a second number of clock cycles to generate zero cross sampled values where the second number of clock cycles are less than the first number of clock cycles. The method determines a change between a shed state and an unshed state based on the shed comparison sampled values for the first number of clock cycles or the zero cross sampled values for the second number of clock cycles.Type: ApplicationFiled: July 7, 2015Publication date: September 22, 2016Inventors: Stuart Pullen, William Rader
-
Patent number: 9294110Abstract: In one embodiment, a correction circuit comprises circuit comprises a replica transistor biased at a current density to match that of a high side transistor of an output power switch at a specific load. A sample and hold circuit is coupled to the replica transistor to sample a voltage across the replica transistor. A differential amplifier provides a level shifted differential replica voltage to a tap of a resistor ladder of a successive approximation register analog-to-digital converter in response to the sampled voltage across the replica transistor. A current source provides a current to a top of the resistor ladder.Type: GrantFiled: January 29, 2015Date of Patent: March 22, 2016Assignee: QUALCOMM IncorporatedInventors: Stuart Pullen, William Rader
-
Patent number: 7107468Abstract: A plurality of constant ON-time buck converters are coupled to a common load. The output of each buck converter is coupled to a common load via a series sense resistor. The regulated output voltage across the common load is compared to a reference voltage to generate a start signal. The start signal is alternately coupled to the controller on each buck converter. The ON-time of a master buck converter is terminated when a ramp signal generated from the regulator input voltage exceeds the reference voltage. All other slave converters have an ON-time pulse started by the start signal and stopped by comparing a sense voltage corresponding to their output current during their ON-time pulse to the peak current in the master converter during its ON-time. A counting circuit with an output corresponding to each of the plurality of buck converters is used to select which buck converter receives the start signal.Type: GrantFiled: July 8, 2003Date of Patent: September 12, 2006Assignee: California Micro DevicesInventors: Stuart Pullen, Terry J. Groom
-
Patent number: 7019504Abstract: A constant ON-time controller for a buck converter utilizes dual symmetrical ramps. The ramps may be generated artificially or by sensing the voltage across a sense resistor in the output. The ramp may also be generated by sensing the voltage across the “ON” resistance of the low side FET in the switching regulator. A modified output voltage has one of the ramps superimposed and a modified reference voltage has the other ramps superimposed. The modified output voltage and the modified reference voltage are compared to determine when to start the ON-time of the buck converter. The dual ramps reduce, noise susceptibility. The ON-time is stopped in response to charging a capacitor with the regulator input voltage. An offset may also be generated representing the difference between the average output voltage and the reference voltage. The offset is used to generate a modified reference to compensate for the offset.Type: GrantFiled: July 8, 2003Date of Patent: March 28, 2006Assignee: Arques TechnologyInventors: Stuart Pullen, Terry J. Groom
-
Patent number: 6871289Abstract: A compensated reference voltage for the controller of a buck regulator corrects for offsets and controls the rate at which the output load current can change in response to a change in the reference setting output voltage level of the buck converter. A current source is coupled to a resistor that has one terminal connected to the ground potential of the output voltage. The voltage across this resistor generates a remote reference voltage. A feedback current is generated as a function of the difference between the remote reference voltage and the output voltage. The feedback current is time integrated to form the compensated reference, which is used to control the ON-time of the buck converter.Type: GrantFiled: July 8, 2003Date of Patent: March 22, 2005Assignee: Arques TechnologyInventors: Stuart Pullen, Terry J. Groom
-
Publication number: 20050010826Abstract: A compensated reference voltage for the controller of a buck regulator corrects for offsets and controls the rate at which the output load current can change in response to a change in the reference setting output voltage level of the buck converter. A current source is coupled to a resistor that has one terminal connected to the ground potential of the output voltage. The voltage across this resistor generates a remote reference voltage. A feedback current is generated as a function of the difference between the remote reference voltage and the output voltage. The feedback current is time integrated to form the compensated reference, which is used to control the ON-time of the buck converter.Type: ApplicationFiled: July 8, 2003Publication date: January 13, 2005Applicant: Arques TechnologyInventors: Stuart Pullen, Terry Groom
-
Publication number: 20050010825Abstract: A plurality of constant ON-time buck converters are coupled to a common load. The output of each buck converter is coupled to a common load via a series sense resistor. The regulated output voltage across the common load is compared to a reference voltage to generate a start signal. The start signal is alternately coupled to the controller on each buck converter. The ON-time of a master buck converter is terminated when a ramp signal generated from the regulator input voltage exceeds the reference voltage. All other slave converters have an ON-time pulse started by the start signal and stopped by comparing a sense voltage corresponding to their output current during their ON-time pulse to the peak current in the master converter during its ON-time. A counting circuit with an output corresponding to each of the plurality of buck converters is used to select which buck converter receives the start signal.Type: ApplicationFiled: July 8, 2003Publication date: January 13, 2005Applicant: Arques TechnologyInventors: Stuart Pullen, Terry Groom