Abstract: A display device includes: a first pixel electrode disposed in a first emission area, on a substrate; an insulating layer covering edges of the first pixel electrode; a first light-emitting layer disposed on the first pixel electrode and the insulating layer; a first common electrode disposed on the first light-emitting layer; banks disposed on the insulating layer and surrounding the first emission area; and a first organic pattern surrounding the first emission area, disposed on the banks, and including the same material as the first light-emitting layer. Side surfaces of each of the banks are spaced apart from side surfaces of the insulating layer.

Abstract: A power module and a manufacturing method include semiconductor chips, an insulating circuit board including an insulating layer and a first metal layer disposed on a first surface of the insulating layer, and lead frames disposed between the semiconductor chips and the insulating circuit board.

Abstract: The present disclosure provides a method for manufacturing a double-sided cooling type power module including separately patterning a bonding material on a base film into two regions, positioning a semiconductor chip on the patterned bonding material, transferring the patterned bonding material to one surface of the semiconductor chip by pressurizing the semiconductor chip, positioning the bonding material of the semiconductor chip on an upper electrode layer formed on an upper substrate to be in contact with the upper electrode layer, and sintering an upper bonding layer by pressurizing and heating the semiconductor chip. According to the present disclosure, it is possible to separately dispose the bonding material on each of gate and source electrode parts on an upper portion of the chip even without protrusion to directly bond the chip and the substrate.

Abstract: A vertical-type memory device includes a substrate having a cell array region and a connection region disposed adjacent to the cell array region, a plurality of gate electrode layers stacked on the cell array region and the connection region, a plurality of channel structures disposed in the cell array region, a plurality of dummy channel structures disposed in the connection region, and a plurality of slits disposed in the plurality of gate electrode layers in the cell array region. The plurality of gate electrode layers forms a stepped structure in the connection region, the plurality of channel structures penetrates the plurality of gate electrode layers, and the plurality of dummy channel structures penetrates at least one of the plurality of gate electrode layers.

Abstract: A semiconductor device includes a stacked structure disposed on a substrate. The stacked structure includes a plurality of gate electrodes. The semiconductor device further includes a first structure disposed on the substrate and passing through the stacked structure, and a second structure disposed on the substrate. The second structure is disposed outside of the stacked structure, faces the first structure, and is spaced apart from the first structure. The first structure includes a plurality of separation lines passing through at least a portion of the plurality of gate electrodes and extending outside of the stacked structure, and the second structure is formed of the same material as the first structure.

Abstract: A vertical-type memory device includes a substrate having a cell array region and a connection region disposed adjacent to the cell array region, a plurality of gate electrode layers stacked on the cell array region and the connection region, a plurality of channel structures disposed in the cell array region, a plurality of dummy channel structures disposed in the connection region, and a plurality of slits disposed in the plurality of gate electrode layers in the cell array region. The plurality of gate electrode layers forms a stepped structure in the connection region, the plurality of channel structures penetrates the plurality of gate electrode layers, and the plurality of dummy channel structures penetrates at least one of the plurality of gate electrode layers.

Abstract: A power module capable of increasing structural stability and reliability at high temperatures includes: an upper substrate having a metal layer; a lower substrate spaced apart from the upper substrate and having a metal layer facing the metal layer of the upper substrate; a semiconductor element configured to be disposed between the upper substrate and the lower substrate; and at least one leg portion formed on at least one of the metal layer of the upper substrate and the metal layer of the lower substrate to make the upper substrate and the lower substrate be spaced apart from each other at a predetermined interval, in which the leg portion may be electrically connect the semiconductor element to the metal layer of the upper substrate or the metal layer of the lower substrate.

Abstract: A vertical-type memory device includes a substrate having a cell array region and a connection region disposed adjacent to the cell array region, a plurality of gate electrode layers stacked on the cell array region and the connection region, a plurality of channel structures disposed in the cell array region, a plurality of dummy channel structures disposed in the connection region, and a plurality of slits disposed in the plurality of gate electrode layers in the cell array region. The plurality of gate electrode layers forms a stepped structure in the connection region, the plurality of channel structures penetrates the plurality of gate electrode layers, and the plurality of dummy channel structures penetrates at least one of the plurality of gate electrode layers.

Abstract: A semiconductor device includes a stacked structure disposed on a substrate. The stacked structure includes a plurality of gate electrodes. The semiconductor device further includes a first structure disposed on the substrate and passing through the stacked structure, and a second structure disposed on the substrate. The second structure is disposed outside of the stacked structure, faces the first structure, and is spaced apart from the first structure. The first structure includes a plurality of separation lines passing through at least a portion of the plurality of gate electrodes and extending outside of the stacked structure, and the second structure is formed of the same material as the first structure.

Abstract: A vertical-type memory device includes a substrate having a cell array region and a connection region disposed adjacent to the cell array region, a plurality of gate electrode layers stacked on the cell array region and the connection region, a plurality of channel structures disposed in the cell array region, a plurality of dummy channel structures disposed in the connection region, and a plurality of slits disposed in the plurality of gate electrode layers in the cell array region. The plurality of gate electrode layers forms a stepped structure in the connection region, the plurality of channel structures penetrates the plurality of gate electrode layers, and the plurality of dummy channel structures penetrates at least one of the plurality of gate electrode layers.

Abstract: A power module capable of increasing structural stability and reliability at high temperatures includes: an upper substrate having a metal layer; a lower substrate spaced apart from the upper substrate and having a metal layer facing the metal layer of the upper substrate; a semiconductor element configured to be disposed between the upper substrate and the lower substrate; and at least one leg portion formed on at least one of the metal layer of the upper substrate and the metal layer of the lower substrate to make the upper substrate and the lower substrate be spaced apart from each other at a predetermined interval, in which the leg portion may be electrically connect the semiconductor element to the metal layer of the upper substrate or the metal layer of the lower substrate.

Abstract: A power module capable of increasing structural stability and reliability at high temperatures includes: an upper substrate having a metal layer; a lower substrate spaced apart from the upper substrate and having a metal layer facing the metal layer of the upper substrate; a semiconductor element configured to be disposed between the upper substrate and the lower substrate; and at least one leg portion formed on at least one of the metal layer of the upper substrate and the metal layer of the lower substrate to make the upper substrate and the lower substrate be spaced apart from each other at a predetermined interval, in which the leg portion may be electrically connect the semiconductor element to the metal layer of the upper substrate or the metal layer of the lower substrate.

Abstract: A method for bonding with a silver paste includes coating a semiconductor device or a substrate with the silver paste. The silver paste contains a plurality of silver particles and a plurality of bismuth particles. The method further includes disposing the semiconductor on the substrate and forming a bonding layer by heating the silver paste, wherein the semiconductor and the substrate are bonded to each other by the bonding layer.

Abstract: Disclosed are a conductive fiber and a method of manufacturing the same. More particularly, the conductive fiber according to the present disclosure includes an elastic fiber constituted of a plurality of filaments and having a hierarchical structure; and a metal nanoshell coated on the elastic fiber, wherein the elastic fiber includes a plurality of metal nanoparticles, the metal nanoparticles forming a network structure wherein the metal nanoparticles are electrically connected to each other.

Abstract: A power module capable of increasing structural stability and reliability at high temperatures includes: an upper substrate having a metal layer; a lower substrate spaced apart from the upper substrate and having a metal layer facing the metal layer of the upper substrate; a semiconductor element configured to be disposed between the upper substrate and the lower substrate; and at least one leg portion formed on at least one of the metal layer of the upper substrate and the metal layer of the lower substrate to make the upper substrate and the lower substrate be spaced apart from each other at a predetermined interval, in which the leg portion may be electrically connect the semiconductor element to the metal layer of the upper substrate or the metal layer of the lower substrate.

Abstract: Disclosed is a method for bonding with a silver paste, the method including: coating a silver paste on a semiconductor device or a substrate, the silver paste containing silver and indium; disposing the semiconductor on the substrate; and heating the silver paste to form a bonding layer, wherein the semiconductor device and the substrate are bonded to each other through the bonding layer, and wherein the indium is contained in the silver paste at 40 mole % or less.

Abstract: Disclosed is a method for bonding with a silver paste, the method including: coating a silver paste on a semiconductor device or a substrate, the silver paste containing silver and indium; disposing the semiconductor on the substrate; and heating the silver paste to form a bonding layer, wherein the semiconductor device and the substrate are bonded to each other through the bonding layer, and wherein the indium is contained in the silver paste at 40 mole % or less.

Abstract: A method for bonding with a silver paste includes coating a semiconductor device or a substrate with the silver paste. The silver paste contains a plurality of silver particles and a plurality of bismuth particles. The method further includes disposing the semiconductor on the substrate and forming a bonding layer by heating the silver paste, wherein the semiconductor and the substrate are bonded to each other by the bonding layer.

Abstract: A method of joining silver paste is provided that includes preparing silver paste including a plurality of silver powders and solid phase sintering medium materials capable of surrounding each silver powder. In addition, the method incldues heating the silver paste at an oxygen partial pressure that is greater than a level at an atmospheric pressure, and joining the silver powders.

Abstract: A method of joining silver paste is provided. The method includes preparing silver paste comprising silver powders and lead powders and heating silver paste. The silver powders are then joined.