Patents by Inventor Sudipta K. Ray
Sudipta K. Ray has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8466543Abstract: An apparatus, system, and method are disclosed for connecting integrated circuit devices. A plurality of primary electrically conductive contacts and a plurality of primary electrically conductive pillars are electrically coupled to a primary integrated circuit device. The plurality of primary electrically conductive contacts form a pattern corresponding to secondary electrically conductive contacts disposed on one or more secondary integrated circuit devices. The plurality of primary electrically conductive pillars extends away from the primary integrated circuit device. The plurality of primary electrically conductive pillars forms a pattern that corresponds to substrate electrically conductive contacts that are disposed on a substrate.Type: GrantFiled: May 27, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Thomas J. Fleischman, Eric D. Perfecto, Sudipta K. Ray
-
Patent number: 8450849Abstract: An electrical conductor is connected to a first microcircuit element having a first connector site axis and a second microcircuit having a second connector site axis. The first microcircuit and the second microcircuit are separated by and operatively associated with a first electrical insulator layer. The conductor and the first microcircuit element are separated by and operatively associated with a second electrical insulator layer. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric material. The microcircuit includes a UBM and solder connection to a FBEOL via opening. Sufficiently separating the first connector site axis and the second connector site axis so they are not concentric, decouples the UBM and solder connection to the FBEOL via opening. This eliminates or minimizes electromigration and the white bump problems. A process comprises manufacturing the microcircuit.Type: GrantFiled: May 22, 2012Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Minhua Lu, Eric D. Pefecto, David L. Questad, Sudipta K. Ray
-
Publication number: 20120286433Abstract: An electrical conductor is connected to a first microcircuit element having a first connector site axis and a second microcircuit having a second connector site axis. The first microcircuit and the second microcircuit are separated by and operatively associated with a first electrical insulator layer. The conductor and the first microcircuit element are separated by and operatively associated with a second electrical insulator layer. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric material. The microcircuit includes a UBM and solder connection to a FBEOL via opening. Sufficiently separating the first connector site axis and the second connector site axis so they are not concentric, decouples the UBM and solder connection to the FBEOL via opening. This eliminates or minimizes electromigration and the white bump problems. A process comprises manufacturing the microcircuit.Type: ApplicationFiled: May 22, 2012Publication date: November 15, 2012Applicant: International Business Machines CorporationInventors: Minhua Lu, Eric D. Pefecto, David L. Questad, Sudipta K. Ray
-
Patent number: 8304290Abstract: An apparatus, system, and method are disclosed for connecting an integrated circuit device to a substrate. A plurality of standard diameter pillars and three or more increased diameter pillars are disposed on an integrated circuit device. The increased diameter pillars have a diameter that is greater than the standard diameter pillars and a height that is similar to the standard diameter pillars. The standard diameter pillars and the increased diameter pillars form a pattern on the integrated circuit device that corresponds to contact pads on a substrate opposite the integrated circuit device. A first group of solder bumps is disposed between the standard diameter pillars and the contact pads. A second group of solder bumps is disposed between the increased diameter pillars and the contact pads. The second group of solder bumps has pre-connection heights that are greater than pre-connection heights of the first group of solder bumps.Type: GrantFiled: December 18, 2009Date of Patent: November 6, 2012Assignee: International Business Machines CorporationInventors: Richard S. Graf, Thomas E. Lombardi, Sudipta K. Ray, David J. West
-
Patent number: 8227918Abstract: A microcircuit article of manufacture comprises an electrical conductor electrically connected to both a first microcircuit element at a site comprising a first connector site having a first connector site axis and a second microcircuit element at a site comprising a second connector site having a second connector site axis. The first microcircuit element and the second microcircuit element are separated by and operatively associated with a layer comprising a first electrical insulator, whereas the conductor and the first microcircuit element are separated by and operatively associated with a layer comprising a second electrical insulator. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric electrical insulator. In another embodiment, both electrical insulator layers comprise polymeric insulator layers. The microcircuit includes a UBM and solder connection to a FBEOL via opening.Type: GrantFiled: September 16, 2009Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Minhua Lu, Eric D. Pefecto, David L. Questad, Sudipta K. Ray
-
Publication number: 20110291261Abstract: An apparatus, system, and method are disclosed for connecting integrated circuit devices. A plurality of primary electrically conductive contacts and a plurality of primary electrically conductive pillars are electrically coupled to a primary integrated circuit device. The plurality of primary electrically conductive contacts form a pattern corresponding to secondary electrically conductive contacts disposed on one or more secondary integrated circuit devices. The plurality of primary electrically conductive pillars extends away from the primary integrated circuit device. The plurality of primary electrically conductive pillars forms a pattern that corresponds to substrate electrically conductive contacts that are disposed on a substrate.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas J. Fleischman, Eric D. Perfecto, Sudipta K. Ray
-
Publication number: 20110151627Abstract: An apparatus, system, and method are disclosed for connecting an integrated circuit device to a substrate. A plurality of standard diameter pillars and three or more increased diameter pillars are disposed on an integrated circuit device. The increased diameter pillars have a diameter that is greater than the standard diameter pillars and a height that is similar to the standard diameter pillars. The standard diameter pillars and the increased diameter pillars form a pattern on the integrated circuit device that corresponds to contact pads on a substrate opposite the integrated circuit device. A first group of solder bumps is disposed between the standard diameter pillars and the contact pads. A second group of solder bumps is disposed between the increased diameter pillars and the contact pads. The second group of solder bumps has pre-connection heights that are greater than pre-connection heights of the first group of solder bumps.Type: ApplicationFiled: December 18, 2009Publication date: June 23, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard S. Graf, Thomas E. Lombardi, Sudipta K. Ray, David J. West
-
Publication number: 20110063815Abstract: A microcircuit article of manufacture comprises an electrical conductor electrically connected to both a first microcircuit element at a site comprising a first connector site having a first connector site axis and a second microcircuit element at a site comprising a second connector site having a second connector site axis. The first microcircuit element and the second microcircuit element are separated by and operatively associated with a layer comprising a first electrical insulator, whereas the conductor and the first microcircuit element are separated by and operatively associated with a layer comprising a second electrical insulator. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric electrical insulator. In another embodiment, both electrical insulator layers comprise polymeric insulator layers. The microcircuit includes a UBM and solder connection to a FBEOL via opening.Type: ApplicationFiled: September 16, 2009Publication date: March 17, 2011Applicant: International Business Machines CorporationInventors: Minhua Lu, Eric D. Perfecto, David L. Questad, Sudipta K. Ray
-
Patent number: 7806341Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier; one or more integrated circuit chips attached to a top surface of the chip carrier; a ceramic-based cap structure attached to the top surface of the chip carrier, and covering the one or more integrated circuit chips; and a conductive grid structure embedded within the chip carrier and the cap structure, the conductive grid structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction; wherein the conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: GrantFiled: January 5, 2009Date of Patent: October 5, 2010Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Benjamin V. Fasano, Jason L. Frankel, Harvey C. Hamel, Suresh D. Kadakia, David C. Long, Frank L. Pompeo, Sudipta K. Ray
-
Publication number: 20090145973Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier; one or more integrated circuit chips attached to a top surface of the chip carrier; a ceramic-based cap structure attached to the top surface of the chip carrier, and covering the one or more integrated circuit chips; and a conductive grid structure embedded within the chip carrier and the cap structure, the conductive grid structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction; wherein the conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: ApplicationFiled: January 5, 2009Publication date: June 11, 2009Applicant: International Business Machines CorporationInventors: Mukta G. Farooq, Benjamin V. Fasano, Jason L. Frankel, Harvey C. Hamel, Suresh D. Kadakia, David C. Long, Frank L. Pompeo, Sudipta K. Ray
-
Patent number: 7472836Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: GrantFiled: June 26, 2007Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Benjamin V. Fasano, Jason L. Frankel, Harvey C. Hamel, Suresh D. Kadakia, David C. Long, Frank L. Pompeo, Sudipta K. Ray
-
Patent number: 7281667Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: GrantFiled: April 14, 2005Date of Patent: October 16, 2007Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Benjamin V. Fasano, Jason L. Frankel, Harvey C. Hamel, Suresh D Kadakia, David C. Long, Frank L. Pompeo, Sudipta K. Ray
-
Patent number: 6984792Abstract: A pre-thermal reflown dielectric interposer having a plurality of vias traversing through the interposer which correspond to the I/O pads on a chip and substrate. Cone shaped solder elements reside within the vias, whereby these solder elements are cone shaped prior to thermal reflow to permit a reduced force for allowing some non-planarity for joining the chip to the substrate. The interposer may comprise a polyester film, glass, alumina, polyimide, a heat curable polymer or an inorganic powder filler in an organic material. The interposer may also have an adhesive or adhesive layers disposed on the linear surfaces thereof. The present pre-thermal reflown interposer prohibits contact between the solder joints by isolating each of the joints and corresponding bonding pads, as well as preventing over compression of the solder joints by acting as a stand off.Type: GrantFiled: May 1, 2003Date of Patent: January 10, 2006Assignee: International Business Machines CorporationInventors: Peter J. Brofman, Shaji Farooq, John U. Knickerbocker, Scott I. Langenthal, Sudipta K. Ray, Kathleen A. Stalter
-
Patent number: 6908025Abstract: A process and apparatus for preparing an MCM for hat removal where the hat includes a piston thermally coupled to a corresponding chip. The apparatus includes a heater positioned to reflow a joint between the piston and a base of the hat; and a retractor for biasing the piston away from the corresponding chip. Implementation of the apparatus and process prevent a piston, as it moves across the top of a corresponding chip during mechanical shear to remove the hat, to impact chip(s) and surrounding components. In addition, since piston(s) are retracted, the likelihood of piston impact with or cracking of a chip is reduced. In addition, cutting into a corresponding chip having a tilted back surface is prevented. The need to replace chips and other electronic components when making other repairs may, therefore, be greatly reduced.Type: GrantFiled: June 26, 2003Date of Patent: June 21, 2005Assignee: Internatioanl Business Machines CorporationInventors: Patrick A. Coico, Steven P. Ostrander, Sudipta K. Ray
-
Patent number: 6878608Abstract: A silicon based package (SBP) is formed starting with a thick wafer, which serves as the base for the SBP, composed of silicon which has a first surface and a reverse surface which are planar. Then form an interconnection structure including multilayer conductor patterns over the first surface. Form a temporary bond between the SBP and a wafer holder, with the wafer holder being a rigid structure. Thin the wafer to a desired thickness to form an Ultra Thin Silicon Wafer (UTSW) for the SBP. Forming via holes which extend through the UTSW, forming metallization in the via holes which extends through the UTSW, making electrical contact to the interconnection structure on the first surface. Then bond the metallization in the via holes to pads of a carrier.Type: GrantFiled: May 31, 2001Date of Patent: April 12, 2005Assignee: International Business Machines CorporationInventors: Peter J. Brofman, Glenn G. Daves, Sudipta K. Ray, Herbert I. Stoller
-
Publication number: 20040262371Abstract: A process and apparatus for preparing an MCM for hat removal where the hat includes a piston thermally coupled to a corresponding chip. The apparatus includes a heater positioned to reflow a joint between the piston and a base of the hat; and a retractor for biasing the piston away from the corresponding chip. Implementation of the apparatus and process prevent a piston, as it moves across the top of a corresponding chip during mechanical shear to remove the hat, to impact chip(s) and surrounding components. In addition, since piston(s) are retracted, the likelihood of piston impact with or cracking of a chip is reduced. In addition, cutting into a corresponding chip having a tilted back surface is prevented. The need to replace chips and other electronic components when making other repairs may, therefore, be greatly reduced.Type: ApplicationFiled: June 26, 2003Publication date: December 30, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Patrick A. Coico, Steven P. Ostrander, Sudipta K. Ray
-
Patent number: 6827505Abstract: An optical-electronic package for an electronic device provides electrical connections to the electronic device and optical fiber connections to the electronic device. The package includes a high thermal conductivity base which has a pedestal to support and provide heat transfer connection to the electronic device. A seal band is formed on the base and a casing is bonded to the seal band. The casing has side feedthroughs for the electrical connections from the electronic device, and the casing has top feedthroughs or grooves for the optical fiber connections from the electronic device. A lid is hermetically sealed to the top of the casing. The lid has retractable means for forming a bend in the optical fibers to provide strain relief when the lid is placed on the casing. The retractable means for forming a bend in the optical fibers is retractable once the lid is sealed on the casing.Type: GrantFiled: December 16, 2002Date of Patent: December 7, 2004Assignee: International Business Machines CorporationInventors: Subhash L. Shinde, L. Wynn Herron, Mario J. Interrante, How T. Lin, Steven P. Ostrander, Sudipta K. Ray, William E. Sablinski, Hilton Toy
-
Patent number: 6784086Abstract: A method and structure for solderably coupling an electronic module (e.g. a ceramic or plastic ball grid array module) to a circuit board. A lead-free solder ball is soldered to the module without using a joining solder to effectuate the soldering. The solder ball comprises a tin-antimony alloy that includes about 3% to about 15% antimony by weight. The solder ball is soldered to the circuit board with a lead-free joiner solder. The joiner solder comprises a tin-silver-copper alloy that includes by weight about 95.5-96.0% tin, about 3.5-4.0% silver, and about 0.5-1.0% copper. The resultant solder connection between the module and the circuit board has a fatigue life of at least about 90% of a fatigue life of a reference structure. The reference structure has a 90Pb/10Sn solder ball joined to both the module and the circuit card by a 63Sn/37Pb joiner solder.Type: GrantFiled: February 8, 2001Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Sudipta K. Ray, Amit K. Sarkhel
-
Patent number: 6762119Abstract: A process and structure for forming an optical subassembly in an integrated circuit, comprising: defining electrically conducting lines and bonding pads in a metallization layer on a substrate; depositing a passivation layer over the metallization layer; etching the passivation layer to remove the passivation layer from each of the bonding pads and a portion of the metallization layer associated with each of the bonding pads; diffusing Cr from the lines proximate said bonding pads to prevent solder wetting down lines; bonding an optical device to one of the bonding pads; and attaching the substrate to a carrier utilizing solder bond attachment.Type: GrantFiled: June 20, 2001Date of Patent: July 13, 2004Assignee: International Bussiness Machines CorporationInventors: Sudipta K. Ray, Mitchell S. Cohen, Lester Wynn Herron, Mario J. Interrante, Thomas E. Lombardi, Subhash L. Shinde
-
Publication number: 20040114884Abstract: An optical-electronic package for an electronic device provides electrical connections to the electronic device and optical fiber connections to the electronic device. The package includes a high thermal conductivity base which has a pedestal to support and provide heat transfer connection to the electronic device. A seal band is formed on the base and a casing is bonded to the seal band. The casing has side feedthroughs for the electrical connections from the electronic device, and the casing has top feedthroughs or grooves for the optical fiber connections from the electronic device. A lid is hermetically sealed to the top of the casing. The lid has retractable means for forming a bend in the optical fibers to provide strain relief when the lid is placed on the casing. The retractable means for forming a bend in the optical fibers is retractable once the lid is sealed on the casing.Type: ApplicationFiled: December 16, 2002Publication date: June 17, 2004Applicant: International Business Machines CorporationInventors: Subhash L. Shinde, L. Wynn Herron, Mario J. Interrante, How T. Lin, Steven P. Ostrander, Sudipta K. Ray, William E. Sablinski, Hilton Toy