Patents by Inventor Sumit K. Mitra
Sumit K. Mitra has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7265708Abstract: A successive approximation register analog-to-digital converter (SAR ADC) having a sample, hold and convert amplifier circuit may be configured for either a single channel SAR ADC or a multiple channel SAR ADC. Switches or metal connection options, e.g., bit configurable or metal mask configurable, respectively, may be used to configure a common capacitor area, a portion of which may be used as a reconfigurable charge-redistribution digital-to-analog converter (CDAC) of the SAR ADC as either a single channel sample, hold and convert 12-bit capacitor configuration or a four channel sample, hold and convert 10-bit capacitor configuration. All other parts of the SAR ADC circuitry may be substantially the same for either configuration, e.g., the resistive digital-to-analog converter (RDAC), successive approximation register (SAR), ADC controller, sample, hold and convert switches, comparator, etc, may be substantially the same for either the single or multiple channel SAR ADC configurations.Type: GrantFiled: February 21, 2006Date of Patent: September 4, 2007Assignee: Microchip Technology IncorporatedInventors: Sumit K. Mitra, Harry Hu, Pieter Schieke
-
Patent number: 7203818Abstract: A microcontroller apparatus is provided with an instruction set for manipulating the behavior of the microcontroller. The apparatus and system is provided that enables a linearized address space that makes modular emulation possible. Direct or indirect addressing is possible through register files or data memory. Special function registers, including the Program Counter (PC) and Working Register (W), are mapped in the data memory. An orthogonal (symmetrical) instruction set makes possible any operation on any register using any addressing mode. Consequently, two file registers to be used to some two operand instructions. This allows data to be moved directly between two registers without going through the W register. Thus, increasing performance and decreasing program memory usage.Type: GrantFiled: March 9, 2004Date of Patent: April 10, 2007Assignee: Microchip Technology Inc.Inventors: Edward Brian Boles, Rodney Jay Drake, Darrel Ray Johansen, Sumit K. Mitra, Randy Yach, James Grosbach, Joshua M. Conner, Joseph W. Triece
-
Publication number: 20040177211Abstract: A microcontroller apparatus is provided with an instruction set for manipulating the behavior of the microcontroller. The apparatus and system is provided that enables a linearized address space that makes modular emulation possible. Direct or indirect addressing is possible through register files or data memory. Special function registers, including the Program Counter (PC) and Working Register (W), are mapped in the data memory. An orthogonal (symmetrical) instruction set makes possible any operation on any register using any addressing mode. Consequently, two file registers to be used to some two operand instructions. This allows data to be moved directly between two registers without going through the W register. Thus, increasing performance and decreasing program memory usage.Type: ApplicationFiled: March 9, 2004Publication date: September 9, 2004Applicant: Microchip Technology IncorporatedInventors: Edward Brian Boles, Rodney Jay Drake, Darrel Ray Johansen, Sumit K. Mitra, Randy Yach, James Grosbach, Joshua M. Conner, Joseph W. Triece
-
Patent number: 6578139Abstract: A processor architecture scheme which allows for encoding of multiple addressing modes through use of virtual register addresses in order to maximize number of directly addressable registers in the processor architecture scheme. A set of virtual address register locations associated with an indirect addressing pointer is reserved in memory. The number of virtual register address locations reserved is equal to a number of indirect addressing modes associated with the indirect addressing pointer. Each of the virtual register address locations initiates an indirect addressing mode to be used with the associated indirect addressing pointer when accessed.Type: GrantFiled: October 18, 2000Date of Patent: June 10, 2003Assignee: Microchip Technology IncorporatedInventors: Sumit K. Mitra, Joseph W. Triece
-
Patent number: 6192463Abstract: A processor architecture scheme which allows for encoding of multiple addressing modes through use of virtual register addresses in order to maximize number of directly addressable registers in the processor architecture scheme. A set of virtual address register locations associated with an indirect addressing pointer is reserved in memory. The number of virtual register address locations reserved is equal to a number of indirect addressing modes associated with the indirect addressing pointer. Each of the virtual register address locations initiates an indirect addressing mode to be used with the associated indirect addressing pointer when accessed.Type: GrantFiled: October 7, 1997Date of Patent: February 20, 2001Assignee: Microchip Technology, Inc.Inventors: Sumit K. Mitra, Joseph W. Triece
-
Patent number: 5987583Abstract: A system for allowing multiple addressing modes while maximizing a number of available opcodes and addressable registers. The system has a processor architecture scheme which allows for encoding of multiple addressing modes through use of virtual register addresses. The system has an instruction set having a plurality of instructions. Each instruction has a plurality of bits wherein none of the plurality of bits in each of the plurality of instructions are dedicated bits for implementing different addressing modes. Each of the plurality of instructions are able to implement different addressing modes by addressing the virtual register addresses in the processor architecture scheme. Since no bits are required for implementing different addressing modes, the length of the opcode field and the register address field are determined by the number of opcodes and the number of addressable registers the user wishes to implement.Type: GrantFiled: October 29, 1997Date of Patent: November 16, 1999Assignee: Microchip Technology Inc.Inventors: Joseph W. Triece, Sumit K. Mitra
-
Patent number: 5594894Abstract: A microcontroller device is fabricated in a semiconductor integrated circuit chip for controlling an external system with which the microcontroller device is to be installed in circuit. The device includes a CPU, a program memory, a data memory, and peripherals for use in controlling the external system. An on-chip peripheral timing module establishes the timing of and degree of control exercised over the external system by a generating a repetitive event configured as a pulse waveform. The timing module is adapted for selectively setting the period of the pulse waveform to designate the frequency of occurrence of the repetitive event for the timing of control and to provoke a corresponding periodic interrupt of the CPU. The width of the pulse in each period of the pulse waveform is selectively modulated to set the degree of control. The timing module selectively varies the frequency of periodic interrupts of the CPU without affecting the period of the pulse waveform.Type: GrantFiled: October 7, 1994Date of Patent: January 14, 1997Assignee: Microchip Technology IncorporatedInventor: Sumit K. Mitra
-
Patent number: 5577235Abstract: A microcontroller chip with a central processing unit (CPU) is adapted to control an external system with which the device is to be installed in circuit. The microcontroller chip includes an on-chip peripheral universal timing function module with a register for storing a value selected to signify a distinctive event in a waveform. A timer generates a series of values as a function of time as a measure of the value selected to signify the distinctive event. The register and the timer are coupled to a pin of the microcontroller chip on which said waveform is to be applied. Equality between the values in the timer and the register signify the distinctive event as one of a capture and a compare of an event in the waveform, to generate an interrupt to the CPU.Type: GrantFiled: August 31, 1994Date of Patent: November 19, 1996Assignee: Microchip Technologies, Inc.Inventor: Sumit K. Mitra
-
Patent number: 5212780Abstract: The RAM includes sub-arrays having odd and even memory locations, respectively. A data move instruction results in externally generated row and column address signals which are decoded to cause a first memory location, in one of the sub-arrays, to be selected and data to be read. The next memory location in sequence, in the other of the sub-arrays, is then selected, without necessity for an additional set of row address signals, for writing of the read information. The row decoder includes row indexing circuitry actuatable upon receipt of a shift signal signifying that the first memory location is in the last column of a given row. When the shift signal is received, the write location is automatically selected to be in the succeeding row.Type: GrantFiled: May 9, 1988Date of Patent: May 18, 1993Assignee: Microchip Technology IncorporatedInventors: Ajay J. Padgaonkar, Sumit K. Mitra
-
Patent number: 5014191Abstract: The processor executes programs from an internal EEPROM or from an external source. The EEPROM can be read either by a special operating (test) mode of the processor or by an instruction executing under normal operating mode from the EEPROM or from an external source. Similarly, the EEPROM can be programmed (written) either by a special operating mode or by under a normal operating mode instruction. The read and write circuits for the EEPROM are controlled to provide two levels of security against piracy of programmed information. In the first level, access is prevented for the read and write test modes and also for the read and write normal operating instructions if the instructions originate from an external source. In the second level, program execution from external source is also disabled.Type: GrantFiled: May 2, 1988Date of Patent: May 7, 1991Inventors: Ajay J. Padgaonkar, Sumit K. Mitra