Patents by Inventor Sumit Nagpal
Sumit Nagpal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230153583Abstract: Processing of a neural network specification includes gathering first layers of a neural network graph into groups of layers based on profiled compute times of the layers and equalized compute times between the groups. Each group is a subgraph of one or more of the layers of the neural network. The neural network graph is compiled into instructions for pipelined execution of the neural network graph by compute circuits. The compiling includes designating, for each first subgraph of the subgraphs having output activations that are input activations of a second subgraph of the subgraphs, operations of the first subgraph to be performed by a first compute circuit and operations of the second subgraph to be performed by a second compute circuit. The compute circuits are configured to execute the instructions.Type: ApplicationFiled: November 15, 2021Publication date: May 18, 2023Applicant: Xilinx, Inc.Inventors: Ashish Sirasao, Vishal Kumar Jain, Sumit Nagpal
-
Publication number: 20230048663Abstract: Provided herein are system, apparatus, device, method and/or computer program product embodiments, and/or combinations and sub-combinations thereof, for generating an output indicating differences in the data stored in disparate data storage devices and/or for reconciling data stored in disparate data storage devices. In an embodiment, a server loads a first subset of a first set of data corresponding to one or more first columns and a second subset of a second set of data corresponding to one or more second columns into a data repository. The server identifies one or more differences between the first subset of data and the second subset of data in the data repository, and causes display of the one or more differences. The server may generate an output including the first and second sets of data, and a visual indicator indicating each of the one or more differences and causes display of the output.Type: ApplicationFiled: June 24, 2022Publication date: February 16, 2023Applicant: Bristol-Myers Squibb CompanyInventors: Sahith DOPPALAPUDI, Sumit NAGPAL
-
Patent number: 11561826Abstract: Scheduling work of a machine learning application includes instantiating kernel objects by a computer processor in response to input of kernel definitions. Each kernel object is of a kernel type indicating a compute circuit. The computer processor generates a graph in a memory. Each node represents a task and specifies an assignment of the task to one or more of the kernel objects, and each edge represents a data dependency. Task queues are created in the memory and assigned to queue tasks represented by the nodes. Kernel objects are assigned to the task queues, and the tasks are enqueued by threads executing the kernel objects, based on assignments of the kernel objects to the task queues and assignments of the tasks to the kernel objects. Tasks are dequeued by the threads, and the compute circuits are activated to initiate processing of the dequeued tasks.Type: GrantFiled: November 12, 2020Date of Patent: January 24, 2023Assignee: XILINX, INC.Inventors: Sumit Nagpal, Abid Karumannil, Vishal Jain, Arun Kumar Patil
-
Patent number: 11003826Abstract: Strategies are stored in a memory arrangement, and each strategy includes a set of parameter settings for a design tool. The design tool identifies a set of features of an input circuit design and applies classification models to the input circuit design. Each classification model indicates one the strategies, and application of each classification model indicates a likelihood that use of the strategy would improve a metric of the input circuit design based on the set of features of the input circuit design. One strategy of the plurality of strategies is selected based on the likelihood that use of the one strategy would improve the metric of the input circuit design, and the design tool is configured with the set of parameter settings of the one strategy. The design tool then processes the input circuit design into implementation data that is suitable for making an integrated circuit (IC).Type: GrantFiled: April 29, 2019Date of Patent: May 11, 2021Assignee: XILINX, INC.Inventors: Srinivasan Dasasathyan, Padmini Gopalakrishnan, Vishal Tripathy, Vikas N. Vedamurthy, Sumit Nagpal
-
Patent number: 10867093Abstract: Disclosed approaches for guiding actions in processing a circuit design include a design tool identifying first violations of design checks and determining severity levels of the first violations. The design tool determines for each violation, suggested actions associated with the violation and presents on a display, first data indicative of the suggested actions in order of the severity levels of the first violations. The first data include selectable objects, and each selectable object has an associated executable procedure. The design tool can execute the procedure associated with one of the selectable objects in response to selection and modify the circuit design in response to execution of the procedure.Type: GrantFiled: March 20, 2019Date of Patent: December 15, 2020Assignee: Xilinx, Inc.Inventors: John Blaine, Srinivasan Dasasathyan, Meghraj Kalase, Frederic Revenu, Veeresh Pratap Singh, Satish Bachina, Shail Bains, Padmini Gopalakrishnan, Sumit Nagpal, Gaurav Dutt Sharma
-
Patent number: 10067642Abstract: Core processing and parameterization may include detecting, using a processor, a super parameter within a core, and, responsive to the detecting, automatically creating, using the processor, a data structure within a memory element having a hierarchy and having a parameter of the core. The data structure may be set as a value of the super parameter of the core.Type: GrantFiled: March 5, 2015Date of Patent: September 4, 2018Assignee: XILINX, INC.Inventors: David Robinson, Sumit Nagpal, Prashanth Kumar, Shreegopal S. Agrawal
-
Patent number: 9710582Abstract: Implementing a circuit design may include, responsive to a user input selecting a design, executing an implementation script of the design using the processor. Executing the implementation script may generate instructions for generating a circuit design from the design. Responsive to the instructions and using the processor, cores of the design may be automatically instantiated and connected.Type: GrantFiled: December 18, 2015Date of Patent: July 18, 2017Assignee: XILINX, INC.Inventors: Sumit Nagpal, Siddharth Rele, Avdhesh Palliwal
-
Patent number: 9183337Abstract: A method of processing a circuit design in a circuit design tool includes: identifying selection of a parameterized core to be instantiated in a description of the circuit design managed by the circuit design tool and configured for implementation in target hardware; processing a configuration file for the parameterized core to select a set of parameter values from a plurality of sets of parameter values dynamically based at least in part on the target hardware; creating an instance of the parameterized core in the circuit design having the selected set of parameter values; and implementing the circuit design for the target hardware.Type: GrantFiled: August 8, 2014Date of Patent: November 10, 2015Assignee: XILINX, INC.Inventors: Sumit Nagpal, Sreevidya Maguluri, Prashanth Kumar
-
Patent number: 8938704Abstract: An exemplary method of implementing a circuit design for a programmable integrated circuit (IC) includes, on at least one programmed processor, performing operations including: generating a description of circuit components of the circuit design including first portion of a circuit module that is independent of assignment of resources of the programmable IC; assigning a plurality of the resources of the programmable IC to a plurality of the circuit components including determining at least one resource assignment for the circuit module; and generating a physical implementation of the circuit components for implementation in the programmable IC, including generating a second portion of the circuit module that is dependent on the at least one resource assignment, and combining the second portion of the circuit module with the first portion of the circuit module.Type: GrantFiled: July 28, 2014Date of Patent: January 20, 2015Assignee: Xilinx, Inc.Inventors: Siddharth Rele, David A. Knol, Sumit Nagpal, Avdhesh Palliwal, Brendan M. O'Higgins
-
Patent number: 8769477Abstract: A user interface for a computer-aided design tool includes a display. The display includes a visualization of a processor system of a system-on-a-chip (SOC). The visualization includes a plurality of blocks and each block represents a component of the processor system. Each block visually indicates a configuration status of the component represented by the block.Type: GrantFiled: January 31, 2013Date of Patent: July 1, 2014Assignee: Xilinx, Inc.Inventors: Yogesh Gathoo, Siddharth Rele, Gregory A. Brown, Avdhesh Palliwal, Gangadhar Budde, Sumit Nagpal