Patents by Inventor Sung-Je Choi
Sung-Je Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240096888Abstract: A super-steep switching device and an inverter device using the same are disclosed. The super-steep switching device includes a semiconductor channel disposed on a substrate and made of a semiconductor material having impact ionization characteristic; a source electrode and a drain electrode in contact with the semiconductor channel, wherein the source electrode and the drain electrode are disposed on the substrate and are spaced apart from each other; and a gate electrode disposed on the semiconductor channel so as to overlap only a portion of the semiconductor channel, wherein a top surface of the semiconductor channel includes a first area overlapping the gate electrode, and a second area non-overlapping the gate electrode, wherein a ratio of a length of the first area and a length of the second area is in a range of 1:0.1 to 0.4.Type: ApplicationFiled: September 8, 2022Publication date: March 21, 2024Applicant: RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVERSITYInventors: Hae Ju CHOI, Tae Ho KANG, Chan Woo KANG, Hyeon Je SON, Jin Hong PARK, Sung Joo LEE, Sung Pyo BAEK
-
Patent number: 11932618Abstract: Disclosed are novel compounds of Chemical Formula 1, optical isomers of the compounds, and pharmaceutically acceptable salts of the compounds or the optical isomers. The compounds, isomers, and salts exhibit excellent activity as GLP-1 receptor agonists. In particular, they, as GLP-1 receptor agonists, exhibit excellent glucose tolerance, thus having a great potential to be used as therapeutic agents for metabolic diseases. Moreover, they exhibit excellent pharmacological safety for cardiovascular systems.Type: GrantFiled: March 13, 2023Date of Patent: March 19, 2024Assignee: ILDONG PHARMACEUTICAL CO., LTD.Inventors: Hong Chul Yoon, Kyung Mi An, Myong Jae Lee, Jin Hee Lee, Jeong-geun Kim, A-rang Im, Woo Jin Jeon, Jin Ah Jeong, Jaeho Heo, Changhee Hong, Kyeojin Kim, Jung-Eun Park, Te-ik Sohn, Changmok Oh, Da Hae Hong, Sung Wook Kwon, Jung Ho Kim, Jae Eui Shin, Yeongran Yoo, Min Whan Chang, Eun Hye Jang, In-gyu Je, Ji Hye Choi, Gunhee Kim, Yearin Jun
-
Patent number: 6930013Abstract: A method of forming a capacitor having a lower electrode, an upper electrode, and a dielectric layer of an integrated circuit device is provided. A metal compound is adsorbed on the lower electrode by using a gaseous metal compound. A physisorbed metal compound on the lower electrode is purged by using an inert gas. The metal compound adsorbed on the lower electrode is oxidized with an oxidation gas to form a metal oxide. A gaseous product formed by oxidizing the metal compound is purged. Above steps are repeated to form a diffusion barrier layer of the metal oxide. The dielectric layer is formed of Ta2O5 on the diffusion barrier layer. A heat treatment is performed for the dielectric layer comprised of Ta2O5 under oxidation atmosphere. The steps are performed in a single atomic layer deposition chamber.Type: GrantFiled: May 28, 2002Date of Patent: August 16, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Je Choi, Han-Jin Lim
-
Patent number: 6809363Abstract: A storage electrode has a truncated-conical “pipe-shaped” top section having a small inner diameter, mounted on a cylindrical base section having a large inner diameter. To fabricate the storage electrode, a buried contact plug is formed on a first insulating layer on a wafer, and an etching stop layer and a second insulating layer are formed on the first insulating layer. A third insulating layer is formed on the second insulating layer after implanting impurities into the second insulating layer. An opening is formed by anisotropically etching the third insulating layer and the second insulating layer using a photoresist pattern as an etching mask. A cleaning process is carried out such that the second insulating layer exposed through the opening is isotropically etched. After depositing polysilicon along a profile of the second and third insulating layers to a uniform thickness, the remaining third and second insulating layers are removed.Type: GrantFiled: April 18, 2003Date of Patent: October 26, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Young Sub Yu, Seok Sik Kim, Ki Hyun Hwang, Han Jin Lim, Sung Je Choi
-
Publication number: 20040018679Abstract: A storage electrode has a truncated-conical “pipe-shaped” top section having a small inner diameter, mounted on a cylindrical base section having a large inner diameter. To fabricate the storage electrode, a buried contact plug is formed on a first insulating layer on a wafer, and an etching stop layer and a second insulating layer are formed on the first insulating layer. A third insulating layer is formed on the second insulating layer after implanting impurities into the second insulating layer. An opening is formed by anisotropically etching the third insulating layer and the second insulating layer using a photoresist pattern as an etching mask. A cleaning process is carried out such that the second insulating layer exposed through the opening is isotropically etched. After depositing polysilicon along a profile of the second and third insulating layers to a uniform thickness, the remaining third and second insulating layers are removed.Type: ApplicationFiled: April 18, 2003Publication date: January 29, 2004Inventors: Young Sub Yu, Seok Sik Kim, Ki Hyun Hwang, Han Jin Lim, Sung Je Choi
-
Patent number: 6583056Abstract: A storage electrode has a truncated-conical “pipe-shaped” top section having a small inner diameter, mounted on a cylindrical base section having a large inner diameter. To fabricate the storage electrode, a buried contact plug is formed on a first insulating layer on a wafer, and an etching stop layer and a second insulating layer are formed on the first insulating layer. A third insulating layer is formed on the second insulating layer after implanting impurities into the second insulating layer. An opening is formed by anisotropically etching the third insulating layer and the second insulating layer using a photoresist pattern as an etching mask. A cleaning process is carried out such that the second insulating layer exposed through the opening is isotropically etched. After depositing polysilicon along a profile of the second and third insulating layers to a uniform thickness, the remaining third and second insulating layers are removed.Type: GrantFiled: December 12, 2001Date of Patent: June 24, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Young Sub Yu, Seok Sik Kim, Ki Hyun Hwang, Han Jin Lim, Sung Je Choi
-
Patent number: 6576053Abstract: In a method of forming a thin film using an atomic layer deposition (ALD) method, a thin film is formed on a substrate in cycles. Each cycle includes injecting a first reactant including an atom that forms the thin film and a ligand into a reaction chamber that includes the substrate, purging the first reactant, injecting a second reactant into the reaction chamber, and purging the second reactant. The thin film is formed by a chemical reaction between the atom that forms the thin film and a second reactant whose binding energy with respect to the atom that forms the thin film is larger than the binding energy of the ligand with respect to the atom that forms the thin film and the generation of by-products is prevented. The generation of a hydroxide by-product in the thin film is suppressed by using a material that does not include a hydroxide as the second reactant, purging the second reactant, and reacting the second reactant with a third reactant that includes hydroxide.Type: GrantFiled: October 6, 2000Date of Patent: June 10, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Yeong-kwan Kim, Young-wook Park, Jae-soon Lim, Sung-je Choi, Sang-in Lee
-
Publication number: 20030017677Abstract: A storage electrode has a truncated-conical “pipe-shaped” top section having a small inner diameter, mounted on a cylindrical base section having a large inner diameter. To fabricate the storage electrode, a buried contact plug is formed on a first insulating layer on a wafer, and an etching stop layer and a second insulating layer are formed on the first insulating layer. A third insulating layer is formed on the second insulating layer after implanting impurities into the second insulating layer. An opening is formed by anisotropically etching the third insulating layer and the second insulating layer using a photoresist pattern as an etching mask. A cleaning process is carried out such that the second insulating layer exposed through the opening is isotropically etched. After depositing polysilicon along a profile of the second and third insulating layers to a uniform thickness, the remaining third and second insulating layers are removed.Type: ApplicationFiled: December 12, 2001Publication date: January 23, 2003Inventors: Young Sub Yu, Seok Sik Kim, Ki Hyun Hwang, Han Jin Lim, Sung Je Choi
-
Patent number: 6509280Abstract: A method for forming a dielectric layer of a semiconductor device is disclosed. A semiconductor wafer is loaded into a reaction chamber. A source gas mixture containing at least two mixed chemical reactants is introduced into the reaction chamber, thereby chemically adsorbing a portion of the source gas mixture onto a surface of the semiconductor wafer. The chamber is purged or pumped to remove physisorbed reactants therefrom. The source gas mixture chemically adsorbed on the surface of the semiconductor wafer is oxidized to form an atomic layer.Type: GrantFiled: February 13, 2002Date of Patent: January 21, 2003Assignee: Samsung Electronics Co., Ltd.Inventor: Sung-Je Choi
-
Publication number: 20020195683Abstract: A semiconductor device includes a first electrode formed of a silicon-family material, a dielectric layer formed by sequentially supplying reactants on the first electrode, and a second electrode having a work function larger than that of the first electrode, with the second electrode being formed on the dielectric layer. The first electrode and the second electrode can be a lower electrode and an upper electrode, respectively, in a capacitor structure. Also, the first electrode and the second electrode can be a silicon substrate and a gate electrode, respectively, in a transistor structure. A stabilizing layer, which is, for example, a silicon oxide layer, a silicon nitride layer, or a composite layer of the silicon oxide layer and the silicon nitride layer, for facilitating the formation of the dielectric layer by hydrophilizing the surface of the first electrode, may be formed on the first electrode. The dielectric layer can be formed by an atomic layer deposition method.Type: ApplicationFiled: March 27, 2000Publication date: December 26, 2002Inventors: Yeong-kwan Kim, Heung-soo Park, Young-wook Park, Sang-in Lee, Yoon-hee Chang, Jong-ho Lee, Sung-je Choi, Seung-hwan Lee, Jae-soon Lim, Joo-won Lee
-
Publication number: 20020182820Abstract: A method of forming a capacitor having a lower electrode, an upper electrode, and a dielectric layer of an integrated circuit device is provided. A metal compound is adsorbed on the lower electrode by using a gaseous metal compound. A physisorbed metal compound on the lower electrode is purged by using an inert gas. The metal compound adsorbed on the lower electrode is oxidized with an oxidation gas to form a metal oxide. A gaseous product formed by oxidizing the metal compound is purged. Above steps are repeated to form a diffusion barrier layer of the metal oxide. The dielectric layer is formed of Ta2O5 on the diffusion barrier layer. A heat treatment is performed for the dielectric layer comprised of Ta2O5 under oxidation atmosphere. The steps are performed in a single atomic layer deposition chamber.Type: ApplicationFiled: May 28, 2002Publication date: December 5, 2002Applicant: Samsung Electronics Co.Inventors: Sung-Je Choi, Han-Jin Lim
-
Publication number: 20020115275Abstract: A method for forming a dielectric layer of a semiconductor device is disclosed. A semiconductor wafer is loaded into a reaction chamber. A source gas mixture containing at least two mixed chemical reactants is introduced into the reaction chamber, thereby chemically adsorbing a portion of the source gas mixture onto a surface of the semiconductor wafer. The chamber is purged or pumped to remove physisorbed reactants therefrom. The source gas mixture chemically adsorbed on the surface of the semiconductor wafer is oxidized to form an atomic layer.Type: ApplicationFiled: February 13, 2002Publication date: August 22, 2002Applicant: Samsung Electronics Co., Ltd.Inventor: Sung-Je Choi