Patents by Inventor Sung Roh Yoon
Sung Roh Yoon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250086318Abstract: According to an embodiment, an on device-based system for suppressing the leakage of personal information and for providing personalized response includes: a plurality of user devices configured to detect Personal Identifiable Information (PII) from a user query and transmit a user-neutral query which is obtained by converting the PII into neutral information; and a management server configured to receive the user-neutral query and train a management language model that generates a common response pattern for each neutral query pattern.Type: ApplicationFiled: November 22, 2024Publication date: March 13, 2025Inventors: Sung Roh YOON, Sang Won YU
-
Publication number: 20240394476Abstract: A method for generating a summary performed by at least one computing device is provided. The method may include: acquiring a first sample pair, the first sample pair including an original text and a summary corresponding to the original text, extracting a common phrase that appears simultaneously in the original text and the summary of the first sample pair, selecting a first phrase among common phrases based on a prediction probability of a summary model for the common phrases, generating a second sample pair by modifying the first phrase in the original text and the summary of the first sample pair, and updating the summary model by performing a summary task using the second sample pair.Type: ApplicationFiled: May 24, 2024Publication date: November 28, 2024Applicants: SAMSUNG SDS CO., LTD., SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Sung Roh YOON, Bong Kyu Hwang, Jae Woong Yun, Seong Ho Joe, Jong Yoon Song, Noh II Park, Young June Gwon
-
Publication number: 20240304039Abstract: Various embodiments of the present disclosure relate to a system for analyzing an operation cause of a crash safety control logic of a vehicle an operation method thereof.Type: ApplicationFiled: March 8, 2023Publication date: September 12, 2024Applicants: Hyundai Motor Company, Kia Corporation, Seoul National University R&DB FoundationInventors: Hyung Wook PARK, Sung Roh YOON, Dong Hyeok LEE
-
Publication number: 20240143927Abstract: Provided are a method for generating a summary and a system therefor. The method according to some embodiments may include calculating a likelihood loss for a summary model using a first text sample and a first summary sentence corresponding to the first text sample, calculating an unlikelihood loss for the summary model using a second text sample and the first summary sentence, the second text sample being a negative sample generated from the first text sample, and updating the summary model based on the likelihood loss and the unlikelihood loss.Type: ApplicationFiled: October 26, 2023Publication date: May 2, 2024Applicants: SAMSUNG SDS CO., LTD., SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Sung Roh YOON, Bong Kyu HWANG, Ju Dong KIM, Jae Woong YUN, Hyun Jae LEE, Hyun Jin CHOI, Jong Yoon SONG, Noh II PARK, Seong Ho JOE, Young June GWON
-
Publication number: 20240116501Abstract: A collision safety control system includes a memory storing a collision safety model having a deep learning-based collision safety control logic. The collision safety control system also includes a processor electrically connected to the memory. The processor is configured to, in accordance with the collision safety control logic, train, based on at least one signal including pre-collision data and post-collision data, the collision safety model such that the collision safety model outputs a collision type and a required time-to-fire (RTTF) of passenger protection equipment corresponding to the at least one signal.Type: ApplicationFiled: October 6, 2023Publication date: April 11, 2024Applicants: HYUNDAI MOTOR COMPANY, KIA CORPORATION, Seoul National University R&DB FoundationInventors: Hyung Wook Park, Sung Roh Yoon, Dong Hyeok Lee
-
Publication number: 20220267855Abstract: The present disclosure relates to a method for predicting prognosis of cancer and a composition thereof. More specifically, the present disclosure relates to a composition and a method for predicting prognosis of breast cancer and predicting the treatment effect of chemotherapy. The present disclosure provides gene expression information useful for predicting whether a cancer patient is more likely to respond favorably to treatment in chemotherapy.Type: ApplicationFiled: April 28, 2020Publication date: August 25, 2022Inventors: Won Shik Han, Han Byoel Lee, In Ae Park, Han Suk Ryu, Sei Hyun Ahn, Jong Won Lee, Sae Byul Lee, Hee Jin Lee, Ae Ree Kim, Chung Yeul Kim, Sung Roh Yoon, Sun Kim, Sun Young Kwon, Min Su Kim, Jeong Hee Jo
-
Publication number: 20220121905Abstract: An apparatus for anonymizing personal information according to an embodiment may include an encoder configured to generate an input latent vector by extracting a feature of input data, a generator configured to generate reconstructed data by demodulating a predetermined content vector based on a style vector generated based on the input latent vector, and a discriminator configured to discriminate genuine data and fake data by receiving the reconstructed data and real data.Type: ApplicationFiled: October 26, 2020Publication date: April 21, 2022Inventors: Yong Hyun JEONG, Chang Hyeon BAE, Sung Roh YOON, Heon Seok HA, Sung Won KIM, Joo Young CHOI
-
Patent number: 10667743Abstract: Disclosed herein are a penile tumescence diagnosis device and method. The penile tumescence diagnosis device includes: a plurality of ring sensors configured to measure a body part of a user and generate sensor-sensed information; and a processor configured to generate diagnostic information about the body part of the user based on the sensor-sensed information generated by the plurality of ring sensors. The plurality of ring sensors includes: a first ring sensor configured to have a first threshold length and be disposed on the body part to surround the body part in a ring shape; and a second ring sensor configured to have a second threshold length larger than the first threshold length and be disposed on the body part to surround the body part in a ring shape.Type: GrantFiled: March 23, 2018Date of Patent: June 2, 2020Assignees: Seoul National University R&DB Foundation, Korea University Research & Business FoundationInventors: Sung Roh Yoon, Jae Young Park, Sung Woon Choi
-
Patent number: 10509744Abstract: A semiconductor system includes a CPU connected to a heterogeneous memory module via a system bus. The heterogeneous memory module includes; a volatile memory module, a nonvolatile memory module, an internal bus separate from the system bus and connecting the volatile memory module and the nonvolatile memory module, and a swap manager configured to control execution of a swap operation transferring target data between the volatile memory module and nonvolatile memory module using the internal bus and without using of the system bus.Type: GrantFiled: December 15, 2017Date of Patent: December 17, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong Ho Lee, Sung Roh Yoon, Eui Young Chung, Jin Woo Kim, Young Jin Cho, Myeong Jin Kim, Sei Joon Kim, Jeong Bin Kim, Hyeok Jun Choe
-
Publication number: 20180206777Abstract: Disclosed herein are a penile tumescence diagnosis device and method. The penile tumescence diagnosis device includes: a plurality of ring sensors configured to measure a body part of a user and generate sensor-sensed information; and a processor configured to generate diagnostic information about the body part of the user based on the sensor-sensed information generated by the plurality of ring sensors. The plurality of ring sensors includes: a first ring sensor configured to have a first threshold length and be disposed on the body part to surround the body part in a ring shape; and a second ring sensor configured to have a second threshold length larger than the first threshold length and be disposed on the body part to surround the body part in a ring shape.Type: ApplicationFiled: March 23, 2018Publication date: July 26, 2018Inventors: Sung Roh Yoon, Jae Young Park, Sung Woon Choi
-
Publication number: 20180189206Abstract: A semiconductor system includes a CPU connected to a heterogeneous memory module via a system bus. The heterogeneous memory module includes; a volatile memory module, a nonvolatile memory module, an internal bus separate from the system bus and connecting the volatile memory module and the nonvolatile memory module, and a swap manager configured to control execution of a swap operation transferring target data between the volatile memory module and nonvolatile memory module using the internal bus and without using of the system bus.Type: ApplicationFiled: December 15, 2017Publication date: July 5, 2018Applicants: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION, INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITYInventors: JEONG HO LEE, SUNG ROH YOON, EUI YOUNG CHUNG, JIN WOO KIM, YOUNG JIN CHO, MYEONG JIN KIM, SEI JOON KIM, JEONG BIN KIM, HYEOK JUN CHOE
-
Patent number: 9513821Abstract: The present invention relates to an apparatus and method for indicating flash memory life. While data is being stored in a flash memory, the number of writes in a plurality of blocks of the flash memory increases. The amount of flash memory life is calculated on the basis of the number of write times in the plurality of blocks. The calculated amount of life can be transmitted to a host. In addition, when the calculated amount of life is greater than a threshold value, a signal providing notice that the life of the flash memory has reached a dangerous level can be output.Type: GrantFiled: December 10, 2012Date of Patent: December 6, 2016Assignee: Industry-University Cooperation Foundation Hanyang UniversityInventors: Jae Hyuk Cha, Soo Yong Kang, You Jip Won, Tae Hwa Lee, Ho Young Jung, Sung Roh Yoon, Jong Moo Choi
-
Patent number: 9501239Abstract: The present invention relates to a grouping method and device for enhancing redundancy removing performance for a storage unit such as a hard disk, a solid state disk (SSD), etc. The grouping method for enhancing performance of a redundancy removing technology may include: extracting samples from data that is stored in a buffer of a memory and is standing by to be processed; performing remaining calculations on the extracted samples; and grouping samples by connecting them to a bucket corresponding to a resultant value of the remaining calculations.Type: GrantFiled: December 10, 2012Date of Patent: November 22, 2016Assignee: Industry-University Cooperation Foundation Hanyang UniversityInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Jong Moo Choi, Sung Roh Yoon, Jong Hwa Kim, Ik Joon Son, Sang Yup Lee
-
Patent number: 9298578Abstract: The present invention relates to a storage device that uses a flash memory that performs power loss recovery, and to a method of power loss recovery by using the storage device using the flash memory. The storage device stores change information on metadata in physical pages in which one or more logical pages are compressed and stored. The change information on the metadata is information representing how the metadata is changed in association with data in the one or more logical pages. The storage device may synchronize the metadata in the flash memory and recover the metadata by applying the change information on the metadata to the synchronized metadata when a power supply is disrupted.Type: GrantFiled: August 31, 2012Date of Patent: March 29, 2016Assignee: Industry-University Cooperation Foundation Hanyang UniversityInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Dong Wook Kim, Sung Roh Yoon, Jong Moo Choi
-
Patent number: 9298384Abstract: The present invention relates to a method and device for storing data in a flash memory using address mapping for supporting various block sizes. A storage device determines the size of a block that a host system uses on the basis of the size of data that the host system requests and uses the determined block size as a mapping unit. Additionally, the storage device divides a logical address space into at least one area, and maps an address using the minimum units of different mappings in each divided area.Type: GrantFiled: August 31, 2012Date of Patent: March 29, 2016Assignee: Industry-University Cooperation Foundation Hanyang UniversityInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Sung Min Park, Sung Roh Yoon, Jong Moo Choi
-
Publication number: 20150006794Abstract: The present invention relates to an apparatus and method for controlling multi-way NAND flashes using input-output pins. The apparatus for controlling multi-way NAND flashes includes: a NAND flash monitor for confirming each state of a plurality of NAND flashes by using a read status command which checks whether an inner operation of the NAND flash is performed normally; and a scheduler for determining the order in which each of the NAND flashes occupies an input-output bus.Type: ApplicationFiled: December 10, 2012Publication date: January 1, 2015Applicant: Industry-University Cooperation Foundation Hanyang UniversityInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Sung Roh Yoon, Myung Hyun Rhee, Jong Moo Choi
-
Publication number: 20140372681Abstract: The present invention relates to an apparatus and method for indicating flash memory life. While data is being stored in a flash memory, the number of writes in a plurality of blocks of the flash memory increases. The amount of flash memory life is calculated on the basis of the number of write times in the plurality of blocks. The calculated amount of life can be transmitted to a host. In addition, when the calculated amount of life is greater than a threshold value, a signal providing notice that the life of the flash memory has reached a dangerous level can be output.Type: ApplicationFiled: December 10, 2012Publication date: December 18, 2014Applicant: Industry-University Cooperation Foundation Hanyang UniversityInventors: Jae Hyuk Cha, Soo Yong Kang, You Jip Won, Tae Hwa Lee, Ho Young Jung, Sung Roh Yoon, Jong Moo Choi
-
Publication number: 20140337596Abstract: The present invention relates to a grouping method and device for enhancing redundancy removing performance for a storage unit such as a hard disk, a solid state disk (SSD), etc. The grouping method for enhancing performance of a redundancy removing technology may include: extracting samples from data that is stored in a buffer of a memory and is standing by to be processed; performing remaining calculations on the extracted samples; and grouping samples by connecting them to a bucket corresponding to a resultant value of the remaining calculations.Type: ApplicationFiled: December 10, 2012Publication date: November 13, 2014Inventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Jong Moo Choi, Sung Roh Yoon, Jong Hwa Kim, Ik Joon Son, Sang Yup Lee
-
Publication number: 20140229767Abstract: The present invention relates to a storage device that uses a flash memory that performs power loss recovery, and to a method of power loss recovery by using the storage device using the flash memory. The storage device stores change information on metadata in physical pages in which one or more logical pages are compressed and stored. The change information on the metadata is information representing how the metadata is changed in association with data in the one or more logical pages. The storage device may synchronize the metadata in the flash memory and recover the metadata by applying the change information on the metadata to the synchronized metadata when a power supply is disrupted.Type: ApplicationFiled: August 31, 2012Publication date: August 14, 2014Applicant: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITYInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Dong Wook Kim, Sung Roh Yoon, Jong Moo Choi
-
Publication number: 20140223089Abstract: The present invention relates to a method and device for storing data in a flash memory using address mapping for supporting various block sizes. A storage device determines the size of a block that a host system uses on the basis of the size of data that the host system requests and uses the determined block size as a mapping unit. Additionally, the storage device divides a logical address space into at least one area, and maps an address using the minimum units of different mappings in each divided area.Type: ApplicationFiled: August 31, 2012Publication date: August 7, 2014Applicant: INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITYInventors: Soo Yong Kang, You Jip Won, Jae Hyuk Cha, Sung Min Park, Sung Roh Yoon, Jong Moo Choi