Patents by Inventor Sung-Woo Hyun
Sung-Woo Hyun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240135876Abstract: A display device includes a display panel including pixels in one pixel column and a gate driver for sequentially providing scan signals to the pixels. Each of the pixels includes a light emitting element, a first transistor for controlling a current amount of driving current flowing through the light emitting element and a second transistor for transferring a data signal to a gate electrode of the first transistor in response to a corresponding scan signal among the scan signals. A first pixel among the pixels is electrically connected to a first data line, and a second pixel adjacent to the first pixel among the pixels is electrically connected to a second data line different from the first data line. A second scan signal provided to the second pixel partially overlaps with a first scan signal provided to the first pixel.Type: ApplicationFiled: October 6, 2023Publication date: April 25, 2024Inventors: Min Woo BYUN, Min Joo KIM, Seon I JEONG, Chae Han HYUN, Sung Chan HWANG
-
Publication number: 20240126699Abstract: Provided herein may be a memory system and a host device. The memory system may include a first memory module communicating with a host through a first interface and a second memory module communicating with the host through a second interface. The second memory module may include a memory device configured to store data and a memory controller configured to update at least one of first metadata related to a space-locality and second metadata related to a time-locality based on a result of comparing the numbers of the pages respectively corresponding to a first trigger address and a second trigger address sequentially input from the host, and to prefetch, to the first memory module, the data determined based on the first metadata and the second metadata. The first and second trigger addresses are addresses corresponding to data for which access to the first memory module is missed.Type: ApplicationFiled: March 27, 2023Publication date: April 18, 2024Inventor: Sung Woo HYUN
-
Publication number: 20240012755Abstract: A memory system includes: a main memory device configured to include a plurality of row lines; a cache memory device configured to include a plurality of cache lines for caching data stored in the row lines, each cache line including cache data, a row hammer state value for storing an access number of a corresponding row line, and an access selection bit set according to the row hammer state value; and a memory controller configured to control an access operation to be performed on one of the main memory device and the cache memory device, which is selected according to the access selection bit of a cache-hit cache line, in response to a request from a host.Type: ApplicationFiled: November 29, 2022Publication date: January 11, 2024Inventors: Sung Woo HYUN, Myoung Seo KIM, Jae Hoon KIM
-
Publication number: 20230063123Abstract: The present technology relates to an electronic device. According to the present technology, a memory module that communicates with a host through a compute express link (CXL) interface may include a memory device and a memory controller. The memory device may store data. The memory controller may store access pattern information of the host for data, select candidate data to be prefetched from among the data based on the access pattern information of the host and a plurality of algorithms, and prefetch target data among the candidate data.Type: ApplicationFiled: August 19, 2022Publication date: March 2, 2023Inventor: Sung Woo HYUN
-
Publication number: 20220188243Abstract: A memory module may include J memory chips configured to input/output data in response to each of a plurality of translated address signals; and an address remapping circuit configured to generate a plurality of preliminary translated address signals by adding first correction values to a target address signal provided from an exterior of the memory module, and to generate the plurality of translated address signals by shifting all bits of each of the plurality of preliminary translated address signals so that K bits included in a bit string of each of the plurality of preliminary translated address signals are moved to other positions of each bit string.Type: ApplicationFiled: December 6, 2021Publication date: June 16, 2022Applicant: SK hynix Inc.Inventors: Sung Woo HYUN, Hyeong Tak JI, Myoung Seo KIM, Jae Hoon KIM, Eui Cheol LIM
-
Patent number: 9112055Abstract: A method of fabricating a semiconductor device includes performing pre-halo ion implantation on a semiconductor substrate, forming a first epitaxial layer over the entire upper surface of the semiconductor substrate, forming a second epitaxial layer over the entire surface of the first epitaxial layer, and forming a transistor at an active region of the second epitaxial layer. The first epitaxial layer prevents the ions implanted in the semiconductor substrate in the pre-halo implantation process from diffused into the second epitaxial layer under the effects of a process used to form the transistor.Type: GrantFiled: January 3, 2013Date of Patent: August 18, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Woo Hyun, Sun-Ghil Lee
-
Patent number: 8604551Abstract: A semiconductor device includes a substrate, a first region and a second region. Each of the first region and second region includes a trench, an epitaxial layer including a source/drain having a first part and a second part, the first part extending from a top surface of the substrate to a top surface of the source/drain and the second part extending from the top surface of the substrate to a bottom surface of the source/drain in the trench. The cross-sectional shape of the first part of the source/drain of the first region is the same as the cross-sectional shape of the first part of the source/drain of the second region. The cross-sectional shape of the second past of the source/drain of the find region is different from the cross-sectional shape of the second part of the source/drain of the second region.Type: GrantFiled: March 15, 2013Date of Patent: December 10, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Woo Hyun, Yu-Gyun Shin, Sun-Ghil Lee, Hong-Sik Yoon
-
Publication number: 20130280871Abstract: A method of fabricating a semiconductor device includes performing pre-halo ion implantation on a semiconductor substrate, forming a first epitaxial layer over the entire upper surface of the semiconductor substrate, forming a second epitaxial layer over the entire surface of the first epitaxial layer, and forming a transistor at an active region of the second epitaxial layer. The first epitaxial layer prevents the ions implanted in the semiconductor substrate in the pre-halo implantation process from diffused into the second epitaxial layer under the effects of a process used to form the transistor.Type: ApplicationFiled: January 3, 2013Publication date: October 24, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Woo Hyun, Sun-Ghil Lee
-
Publication number: 20130228870Abstract: A semiconductor device includes a substrate, a first region and a second region. Each of the first region and second region includes a trench, an epitaxial layer including a source/drain having a first part and a second part, the first part extending from a top surface of the substrate to a top surface of the source/drain and the second part extending from the top surface of the substrate to a bottom surface of the source/drain in the trench. The cross-sectional shape of the first part of the source/drain of the first region is the same as the cross-sectional shape of the first part of the source/drain of the second region. The cross-sectional shape of the second part of the source/drain of the first region is different from the cross-sectional shape of the second part of the source/drain of the second region.Type: ApplicationFiled: March 15, 2013Publication date: September 5, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Woo HYUN, Yu-Gyun SHIN, Sun-Ghil LEE, Hong-Sik YOON
-
Method of fabricating a semiconductor device including forming trenches having particular structures
Patent number: 8415224Abstract: A method of fabricating a semiconductor device and a semiconductor device are provided. The method includes method of fabricating a semiconductor device including providing a semiconductor substrate having a first semiconductor device region and a second semiconductor device region defined therein, forming a first gate structure in the first semiconductor device region, forming a second gate structure in the second semiconductor device region, forming a first trench adjacent to a first side of the first gate structure, forming a second trench adjacent to a first side of the second gate structure, and forming a first semiconductor pattern in the first trench and forming a second semiconductor pattern in the second trench, wherein the first and second trenches have different cross-sectional shapes from each other.Type: GrantFiled: July 15, 2011Date of Patent: April 9, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Woo Hyun, Yu-Gyun Shin, Sun-Ghil Lee, Hong-Sik Yoon -
Patent number: 8236673Abstract: A method of fabricating a vertical NAND semiconductor device can include changing a phase of a first preliminary semiconductor layer in an opening from solid to liquid to form a first single crystalline semiconductor layer in the opening and then forming a second preliminary semiconductor layer on the first single crystalline semiconductor layer. The phase of the second preliminary semiconductor layer is changed from solid to liquid to form a second single crystalline semiconductor layer that combines with the first single crystalline semiconductor layers to form a single crystalline semiconductor layer in the opening.Type: GrantFiled: February 10, 2011Date of Patent: August 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-hoon Son, Jin-ha Jeong, Jung-ho Kim, Vladimir Urazaev, Jong-hyuk Kang, Sung-woo Hyun
-
Publication number: 20120049285Abstract: A method of fabricating a semiconductor device and a semiconductor device are provided. The method includes method of fabricating a semiconductor device including providing a semiconductor substrate having a first semiconductor device region and a second semiconductor device region defined therein, forming a first gate structure in the first semiconductor device region, forming a second gate structure in the second semiconductor device region, forming a first trench adjacent to a first side of the first gate structure, forming a second trench adjacent to a first side of the second gate structure, and forming a first semiconductor pattern in the first trench and forming a second semiconductor pattern in the second trench, wherein the first and second trenches have different cross-sectional shapes from each other.Type: ApplicationFiled: July 15, 2011Publication date: March 1, 2012Inventors: Sung-Woo Hyun, Yu-Gyun Shin, Sun-Ghil Lee, Hong-Sik Yoon
-
Patent number: 8120045Abstract: A metal-based photonic device package module that is capable of greatly improving heat releasing efficiency and implementing a thin package is provided. The metal-based photonic device package module includes a metal substrate that is formed the shape of a plate, a metal oxide layer that is formed on the metal substrate to have a mounting cavity, a photonic device that is mounted in the mounting cavity of the metal oxide layer, and a reflecting plane that is formed at an inner surface of the mounting cavity of the metal oxide layer.Type: GrantFiled: September 18, 2007Date of Patent: February 21, 2012Assignees: Wavenics Inc., Korea Advanced Institute of Science and TechnologyInventors: Young-Se Kwon, Kyoung-Min Kim, Sung-Woo Hyun, Bo-In Son
-
Publication number: 20110217828Abstract: A method of fabricating a vertical NAND semiconductor device can include changing a phase of a first preliminary semiconductor layer in an opening from solid to liquid to form a first single crystalline semiconductor layer in the opening and then forming a second preliminary semiconductor layer on the first single crystalline semiconductor layer. The phase of the second preliminary semiconductor layer is changed from solid to liquid to form a second single crystalline semiconductor layer that combines with the first single crystalline semiconductor layers to form a single crystalline semiconductor layer in the opening.Type: ApplicationFiled: February 10, 2011Publication date: September 8, 2011Inventors: Yong-hoon Son, Jin-ha Jeong, Jung-ho Kim, Vladimir Urazaev, Jong-hyuk Kang, Sung-woo Hyun
-
Publication number: 20110177671Abstract: Methods of forming a semiconductor cell array region, a method of forming a semiconductor device including the semiconductor cell array region, and a method of forming a semiconductor module including the semiconductor device are provided, the methods of forming the semiconductor cell array region include preparing a semiconductor plate. A semiconductor layer may be formed over the semiconductor plate. The semiconductor layer may be etched to form semiconductor pillars over the semiconductor plate.Type: ApplicationFiled: December 2, 2010Publication date: July 21, 2011Inventors: Sung-Woo HYUN, Byeong-Chan LEE, Sun-Ghil LEE, Yong-Hoon SON
-
Publication number: 20100133557Abstract: A metal-based photonic device package module that is capable of greatly improving heat releasing efficiency and implementing a thin package is provided. The metal-based photonic device package module includes a metal substrate that is formed the shape of a plate, a metal oxide layer that is formed on the metal substrate to have a mounting cavity, a photonic device that is mounted in the mounting cavity of the metal oxide layer, and a reflecting plane that is formed at an inner surface of the mounting cavity of the metal oxide layer.Type: ApplicationFiled: September 18, 2007Publication date: June 3, 2010Applicants: WAVENICS INC., KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Young-Se Kwon, Kyoung-Min Kim, Sung-Woo Hyun, Bo-In Son