Patents by Inventor Sungmeen Myung
Sungmeen Myung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240103809Abstract: Provided is a computation method of a memory processor configured to perform an operation between a first vector including first elements and a second vector including second elements, the first elements including respective first bits and the second elements including respective second bits, the method performed by the memory processor including: applying, to single-bit operation gates, the respective first bits and the respective second bits; obtaining bit operation result sum values for the respective first and second elements based on bit operation results obtained using the single-bit operation gates; and obtaining an operation result of the first vector and the second vector based on the bit operation result sum value.Type: ApplicationFiled: April 26, 2023Publication date: March 28, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Jin CHANG, Soon-Wan KWON, Seok Ju YUN, Jaehyuk LEE, Sungmeen MYUNG, Daekun YOON
-
Publication number: 20240094988Abstract: A multi-bit accumulator including a plurality of 1-bit Wallace trees configured to perform an add operation on single-bit input data, a plurality of tristate buffers configured to output a result of the add operation of the 1-bit Wallace trees, according to an enable signal, and a shift-adder configured to perform an accumulation operation on the result of the add operation of the plurality of 1-bit Wallace trees by a shift operation based on a clock signal.Type: ApplicationFiled: March 6, 2023Publication date: March 21, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Jin CHANG, Sungmeen MYUNG, Jaehyuk LEE, Daekun YOON, Seok Ju YUN
-
Publication number: 20240086153Abstract: A multi-bit accumulator includes 1-bit Wallace trees each configured to perform an add operation on single-bit input data, tristate logic circuits each configured to output a result of the add operation of the 1-bit Wallace trees according to an enable signal provided to the tristate logic circuits, and a shift-adder configured to perform an accumulation operation on the result of the add operation of the 1-bit Wallace trees by a shift operation based on a clock signal.Type: ApplicationFiled: September 14, 2023Publication date: March 14, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungmeen MYUNG, Dong-Jin CHANG, Jaehyuk LEE, Daekun YOON, Seok Ju YUN
-
Publication number: 20240071548Abstract: A method and memory device with in-memory computing defection detection is disclosed. A memory device includes a memory including banks, wherein each bank includes a respective plurality of bit-cells, an in-memory computation (IMC) operator configured to perform an IMC operation between first data while the first data is in the bit-cells of the memory and second data received as input to the memory device, wherein the banks share the operator, and wherein the memory device is configured to: generate a first test pattern that is stored in the memory and generate a second test pattern applied to the IMC operator, and based thereon determine whether a defect has occurred in either the memory or the operator, and perform a repair based on the determination that a defect has occurred.Type: ApplicationFiled: December 29, 2022Publication date: February 29, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungmeen MYUNG, Seok Ju YUN, Jaehyuk LEE, Seungchul JUNG
-
Publication number: 20240069867Abstract: An apparatus and method with in-memory computing (IMC) are provided. An in-memory computing (IMC) circuit includes a plurality of memory banks, each memory bank including a bit cell configured to store a weight value and an operator configured to receive an input value, the operator being connected to the bit cell such that the operator upon receiving the input value outputs a logic operation result between the input value and the weight value, and a logic gate configured to receive the logic operation result of each of the memory banks.Type: ApplicationFiled: July 12, 2023Publication date: February 29, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Seok Ju YUN, Jaehyuk LEE, Seungchul JUNG, Soon-Wan KWON, Sungmeen MYUNG, Daekun YOON, Dong-Jin CHANG
-
Publication number: 20240028298Abstract: A memory device performs a multiplication operation using a multiplying cell including a memory cell and a switching element, in which the memory cell includes a pair of inverters connected to each other in opposite directions, a first transistor connected to one end of the pair of inverters, and a second transistor connected to the other end of the pair of inverters, and has a set weight; and the switching element is connected to an output end of the memory cell and configured to perform switching in response to an input value and output a signal corresponding to a multiplication result between the input value and the weight.Type: ApplicationFiled: March 17, 2023Publication date: January 25, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jaehyuk LEE, Seok Ju YUN, Dong-Jin CHANG, Sungmeen MYUNG, Daekun YOON
-
Patent number: 11816447Abstract: A method of performing a predetermined operation for a circuit that includes a resistor group, one end of the resistor group being configured for connection to a power supply unit, the other end of the resistor group being configured for connection to a sampling capacitor, and a parasitic capacitance existing at each node between resistors of the resistor group. The method includes in a forward process, determining a time when a sampling capacitor voltage applied to the sampling capacitor reaches a first reference voltage as a switching time; at the switching time, connecting the sampling capacitor to a ground or predetermined voltage and floating the power supply unit; in a backward process, after the switching time, determining a time when a power supply unit voltage applied to the power supply unit reaches a second reference voltage as an end time; and performing the predetermined operation based on the end time.Type: GrantFiled: November 10, 2020Date of Patent: November 14, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Seungchul Jung, Sungmeen Myung, Sangjoon Kim
-
Publication number: 20230155578Abstract: A computing device for performing a digital pulse-based crossbar operation and a method of operating the computing device. The computing device includes a plurality of input lines to which a pulse is selectively input in a sequential manner based on a corresponding input signal; a plurality of output lines crossing the input lines; a plurality of elements, each element being disposed at a cross point between a corresponding input line and a corresponding output line to transfer, to the corresponding output line, a pulse input to the corresponding input line in response to a corresponding weight being a first value; and a plurality of pulse counters, each pulse counter counting a number of pulses output from a corresponding output line.Type: ApplicationFiled: March 23, 2022Publication date: May 18, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seungchul JUNG, Sang Joon KIM, Sungmeen MYUNG, Seok Ju YUN, Seungkeun YOON
-
Publication number: 20230075348Abstract: A multiplier-accumulator includes: a plurality of exclusive negative OR (XNOR) gates provided along one or more input lines and configured to receive signals corresponding to an input bit sequence and a weight bit sequence corresponding to each of the one or more input lines and to output partial product results between the input bit sequence and the weight bit sequence; an encoder configured to apply, to the plurality of XNOR gates, a signal corresponding to a sequence in which a logical value of a most significant bit (MSB) is converted from an original sequence expressed in 2's complement of a corresponding sequence for either one or both of the input bit sequence and the weight bit sequence; and an outputter configured to generate an output in which a correction value is applied to operation results in which the partial product results output from the plurality of XNOR gates are summed.Type: ApplicationFiled: May 3, 2022Publication date: March 9, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jaehyuk LEE, Sang Joon KIM, Seungchul JUNG, Sungmeen MYUNG
-
Publication number: 20220365752Abstract: A multiply-accumulate (MAC) computation circuit includes: a source bit cell block configured to determine a MAC operation result of an input signal based on a plurality of source bit cells; a replica bit cell block comprising a plurality of replica bit cells corresponding to the plurality of source bit cells; and a readout circuit configured to read out a digital value of the MAC operation result using the replica bit cell block.Type: ApplicationFiled: December 6, 2021Publication date: November 17, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Hyungwoo LEE, Seungchul JUNG, Sang Joon KIM, Sungmeen MYUNG
-
Publication number: 20220358345Abstract: A computing device for a multidimensional vector neural network includes: input lines to which multidimensional input vectors are input; output lines intersecting the input lines; memory cells disposed at intersecting points between the input lines and the output lines and configured to store weight elements included in multidimensional weight vectors; selectors configured to transmit a value output from each of the output lines to any one of adders; and the adders configured to accumulate values received from the selectors in a predetermined number of cycles, wherein, for each of the multidimensional weight vectors, weight elements included in the multidimensional weight vector are stored in reference memory cells that connect a corresponding single reference input line and corresponding two or more reference output lines.Type: ApplicationFiled: February 2, 2022Publication date: November 10, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Hyunsoo KIM, Sungmeen MYUNG
-
Publication number: 20220326910Abstract: A multi-bit cell includes: a memory storing a weight resistance corresponding to a multi-bit weight; a current source configured to apply a current to the memory to generate a weight voltage from the weight resistance; a plurality of multiplexers connected to each other in parallel and connected to the memory in series, each of the multiplexers being configured to output one signal of the weight voltage and a first fixed voltage based on a multi-bit input; and a plurality of capacitors connected to the plurality of multiplexers, respectively, each of the capacitors being configured to store a respective weight capacitance, and to generate charge data by performing an operation on the outputted signal and the weight capacitance.Type: ApplicationFiled: September 13, 2021Publication date: October 13, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Sungmeen MYUNG, Seungchul JUNG, Sangjoon KIM
-
Publication number: 20220114427Abstract: A neural network apparatus includes: a plurality of memory cells each comprising a variable resistance element and a first transistor; a plurality of bit lines extending in a first direction; and a plurality of word lines extending in a second direction, crossing the bit lines and respectively connected to the first transistor of the plurality of memory cells; a plurality of sub-column circuits each comprising memory cells of the memory cells connected in parallel along the first direction; and a column circuit comprising two or more of the sub-column circuits connected in series along the second direction, wherein, when a neural network operation is performed, the column circuit outputs a summation current to a bit line connected to the column circuit based on voltage applied to the plurality of word lines.Type: ApplicationFiled: April 23, 2021Publication date: April 14, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Seungchul JUNG, Hyungwoo LEE, Sungmeen MYUNG, Yongmin JU
-
Publication number: 20220019884Abstract: A processing device includes: a plurality of bitcells, each of the plurality of bitcells including: a variable resistor layer including a plurality of active variable resistors and a plurality of inactive variable resistors; an active layer including a plurality of switches configured to control either one of a voltage to be applied between ends of each of the active variable resistors and a current flowing to each of the active variable resistors; and a plurality of metal layers including wires electrically connecting the active variable resistors to the switches, wherein at least one of the plurality of bitcells includes a via penetrating through the variable resistor layer and connecting at least one of the switches to at least one of the active variable resistors.Type: ApplicationFiled: March 8, 2021Publication date: January 20, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Seungchul JUNG, Sangjoon KIM, Sungmeen MYUNG
-
Publication number: 20220019885Abstract: A processing device includes: a plurality of bitcells, each of the plurality of bitcells including: a variable resistor layer including a plurality of active variable resistors and a plurality of inactive variable resistors; an active layer including a plurality of switches configured to control either one of a voltage to be applied between ends of each of the active variable resistors and a current flowing to each of the active variable resistors; and a plurality of metal layers including wires electrically connecting the active variable resistors to the switches, wherein at least one of the plurality of bitcells includes a via penetrating through the variable resistor layer and connecting at least one of the switches to at least one of the active variable resistors.Type: ApplicationFiled: March 9, 2021Publication date: January 20, 2022Applicant: Samsung Electronics Co., Ltd.Inventors: Seungchul JUNG, Sangjoon KIM, Sungmeen MYUNG
-
Publication number: 20210405967Abstract: A method of performing a predetermined operation for a circuit that includes a resistor group, one end of the resistor group being configured for connection to a power supply unit, the other end of the resistor group being configured for connection to a sampling capacitor, and a parasitic capacitance existing at each node between resistors of the resistor group. The method includes in a forward process, determining a time when a sampling capacitor voltage applied to the sampling capacitor reaches a first reference voltage as a switching time; at the switching time, connecting the sampling capacitor to a ground or predetermined voltage and floating the power supply unit; in a backward process, after the switching time, determining a time when a power supply unit voltage applied to the power supply unit reaches a second reference voltage as an end time; and performing the predetermined operation based on the end time.Type: ApplicationFiled: November 10, 2020Publication date: December 30, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Seungchul Jung, Sungmeen Myung, Sangjoon Kim
-
Publication number: 20210303266Abstract: A neuromorphic device includes a first resistor line having a plurality of first resistors that are serially connected to each other, a second resistor line having a plurality of second resistors that are serially connected to each other, one or more current sources to control a current flowing in each of the first resistor line and the second resistor line to a respective current value, a first capacitor electrically connectable to the first resistor line, and a second capacitor electrically connectable to the second resistor line.Type: ApplicationFiled: October 21, 2020Publication date: September 30, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Sungmeen Myung, Sangjoon Kim, Seungchul Jung